# Cours M2: Compilation avancée et optimisation de programmes

#### Alain Darte

CNRS, Compsys Laboratoire de l'Informatique du Parallélisme École normale supérieure de Lyon

Kernel offloading optimizations and double buffering

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

# Outline

#### Context and motivations

- Kernel acceleration and kernel offloading
- Application to HLS for FPGA using C2H
- First attempts with sequential code rewriting
- 2 "Double buffering" execution style
  - Loop tiling and the polyhedral model
  - Overview of the compilation scheme
  - Implementation details: synchronization and memory mapping
- 3 Communication coalescing
  - Communication coalescing: related work
  - Exact inter-tile data reuse in a tile strip
  - Extensions to more general situations

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Kernel acceleration: portability problem

Hardware accelerators FPGA, GPU, dedicated board, multicore

- Better energetic profitability.
- Huge portability issue.
- Costly compiler development.

#### How to automate application porting?

- High-productivity and high-performance languages.
- Library/directives-type support, e.g., OpenAcc.
- Application-aware, compilation-aware, OS-aware, and architecture-aware languages.
- Source-to-source compilation, adaptable to back-ends.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

イロト 不得下 イヨト イヨト 二日

4/43

#### Targeting C dialects. Example of high-level synthesis

Often a C dialect with good back-end optimizations. Ex: C-to-VHDL high-level synthesis (HLS).

#### Many academic and industrial tools

• Spark, Gaut, Ugh, Paro, Compaan, Catapult-C, Pico-Express, Impulse-C, C2H, ...

#### HLS tools quite good at optimizing computation kernel

- Optimizes finite state machine (FSM).
- Exploits instruction-level parallelism (ILP).
- Performs operator selection, resource sharing, scheduling, etc.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Targeting C dialects. Example of high-level synthesis

Often a C dialect with good back-end optimizations. Ex: C-to-VHDL high-level synthesis (HLS).

#### Many academic and industrial tools

• Spark, Gaut, Ugh, Paro, Compaan, Catapult-C, Pico-Express, Impulse-C, C2H, ...

#### HLS tools quite good at optimizing computation kernel

- Optimizes finite state machine (FSM).
- Exploits instruction-level parallelism (ILP).
- Performs operator selection, resource sharing, scheduling, etc.

#### But still a huge problem for feeding the accelerators with data

- Sometimes, no synchronization support with memory unusable.
- In general, lack of interface support 🖝 write (expert) VHDL glue.
- Lack of communication opt. redesign the algorithm.
- Lack of powerful code analyzers 🖝 find tricks.

# How to do this automatically at C-level?

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Current trend: kernel offloading at C level

C-to-C layer for application outlining or offloading consisting in

- Function isolation: analyze function footprint and rewrite.
- Optimization: reduce communications, express parallelism.
- Specialization: adapt the code to the specific C compiler.
- ☞ Ex: work of D. Quinlan (Livermore), S. Guelton, M. Amini (Mines Paris)

#### Elementary approach

- Analyze the data read and written by the function to offload.
- Perform the transfer from distant memory.
- Do accelerated computation on local memory.
- Transfer back for updating the distant memory.

 No pipeline, no double-buffering, no data reuse, no local memory size optimization, etc.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

# Optimized offloading: pipelining, reuse, local memories

#### Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.


Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Load data for block 1 in local memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Load data for block 1 in local memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Load data for block 1 in local memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 1 locally.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 1 locally.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 1 to distant DDR memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 1 to distant DDR memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Load data for block 2 in local memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 2 locally.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 2 locally.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 2 to distant DDR memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Computation of blocks in sequence, with no overlap.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 2 to distant DDR memory.




Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).




Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

## Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \to \bullet$  (block 1) then  $(\bullet, \bullet) \to \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 1 locally and start loading for block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 1 locally and start loading for block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 1 and finish loading for block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Overlapping of communications and computations (pipeline).

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Wrong! Analysis for inter-block reuse is necessary.




Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Loading for block 1.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


6/43

# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \to \bullet$  (block 1) then  $(\bullet, \bullet) \to \bullet$  (block 2). Loading for block 1.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Loading for block 1, start loading for block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Loading for block 1, start loading for block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Compute block 1 locally and finish loading for block 2.



6 / 43

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

6/43


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Finish computing for block 1.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 1, keep some data and compute block 2.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 1, keep some data and compute block 2.



6/43

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 2 in distant DDR memory.



6 / 43

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting


# Optimized offloading: pipelining, reuse, local memories

Optimized approach:

- Defines a notion of block (tile).
- Impacts the size of the local memory and the spatial locality.
- Pipeline with local data reuse.

Ex: compute  $(\bullet, \bullet) \rightarrow \bullet$  (block 1) then  $(\bullet, \bullet) \rightarrow \bullet$  (block 2).

Store results of block 2 in distant DDR memory.



Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## C-to-C-to-VHDL optimizations using Altera C2H

#### Focus on accelerators limited by bandwidth

- Use the adequate FPGA resources for computation throughput.
- Optimize bandwidth throughput.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

イロト 不同下 イヨト イヨト

7 / 43

## C-to-C-to-VHDL optimizations using Altera C2H

#### Focus on accelerators limited by bandwidth

- Use the adequate FPGA resources for computation throughput.
- Optimize bandwidth throughput.

#### Apply source-to-source transformations

- Push all the dirty work in the back-end compiler.
- Optimize transfers at C level.
- Compile any new functions with the same HLS tool.

## C-to-C-to-VHDL optimizations using Altera C2H

#### Focus on accelerators limited by bandwidth

- Use the adequate FPGA resources for computation throughput.
- Optimize bandwidth throughput.

#### Apply source-to-source transformations


- Push all the dirty work in the back-end compiler.
- Optimize transfers at C level.
- Compile any new functions with the same HLS tool.

Use Altera C2H as a back-end compiler. Main features:

- Syntax-directed translation to hardware:
  - Local array = local memory, other arrays/pointers = external memory.
  - Hierarchical FSMs: outer FSM stalls to wait for the latest inner FSM.
- Software pipelined loops:
  - Basic software pipelining with rough data dependence analysis.
  - Latency-aware pipelined DDR accesses (with internal FIFOs).
- Full interface within the complete system:
  - Accelerator(s) initiated as (blocking or not) function call(s).
  - Possibility to define FIFOs between accelerators.

"Double buffering" execution style Communication coalescing Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Nested finite state machines and pipelined accesses



void acc(int \*a, int \*b, int \*c) { int i, j, k, a\_sum, b\_sum; for(i=0; i<n; i++) {</pre> for(j=0; j<m; j++)</pre> a\_sum += a[j]; for(j=0; j<p; j++)</pre>  $b_sum += b[j];$ c[i] = a\_sum + b\_sum;

イロト 不得 とくき とくき とうき

8 / 43

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## DDR SDRAM asymmetric accesses

#### ACTIV DDR specifications: BANK WR ACTIVE RD DDR-400 128Mbx8, size tRCD WR 16MB, CAS 3, 200MHz. RAS PRE Successive reads to the WRITE RD READ IDLE same row: 10ns WR Successive reads with a PRE PRE-PRE row change: 80ns CHARGE tRP

➡ For accelerators exploiting full bandwidth, frequent changes of rows kill performances. Need to use "burst" communications.


Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

Throughput when accessing (asymmetric) DDR memory

Here, with DDR-400 128Mbx8, size 16MB, CAS 3, 200MHz, successive reads to the same row every 10 ns, to different rows every 80 ns.

A bad spatial DDR locality can kill performances by a factor 8!

```
void vector_sum (int* __restrict__ a, b, c, int n) {
   for (int i = 0; i < n; i++) c[i] = a[i] + b[i];
}</pre>
```



C2H-compiled code: pipelined but time gaps & data thrown away.


Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

Throughput when accessing (asymmetric) DDR memory

Here, with DDR-400 128Mbx8, size 16MB, CAS 3, 200MHz, successive reads to the same row every 10 ns, to different rows every 80 ns.

A bad spatial DDR locality can kill performances by a factor 8!

```
void vector_sum (int* __restrict__ a, b, c, int n) {
   for (int i = 0; i < n; i++) c[i] = a[i] + b[i];
}</pre>
```




Block version: reduces gaps, exploits bursts and temporal reuse.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## Experimental results: typical examples

Typical speed-up vs block size figure (here vector sum).



Kernel	Speed-up	ALUT	Dedicated	Total	Total block	DSP block	Max Frequency
			registers	registers	memory bits	9-bit elements	(MHz > 100)
SA	1	5105	3606	3738	66908	8	205.85
VS0	1	5333	4607	4739	68956	8	189.04
VS1	6.54	10345	10346	11478	269148	8	175.93
MM0	1	6452	4557	4709	68956	40	191.09
MM1	7.37	15255	15630	15762	335196	188	162.02

- SA: system alone.
- VS0 & VS1: vector sum direct & optimized version.
- MM0 & MM1: matrix-matrix multiply direct & optimized (~ 500 lines!)

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## Strip-mining and loop distribution

Loop distribution: too large local memory. Unrolling: too many registers. strip-mining + loop distribution.

```
for (i=0; i<MAX; i=i+BLOCK) {
  for(j=0; j<BLOCK; j++) a_tmp[j] = a[i+j]; //prefetch
  for(j=0; j<BLOCK; j++) b_tmp[j] = b[i+j]; //prefetch
  for(j=0; j<BLOCK; j++) c_tmp[i+j] = a_tmp[j] + b_tmp[j];
  for(j=0; j<BLOCK; j++) c[i+j] = c_tmp[i+j]; //store
}</pre>
```


Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## Strip-mining and loop distribution

Loop distribution: too large local memory. Unrolling: too many registers.

strip-mining + loop distribution.

```
for (i=0; i<MAX; i=i+BLOCK) {
  for(j=0; j<BLOCK; j++) a_tmp[j] = a[i+j]; //prefetch
  for(j=0; j<BLOCK; j++) b_tmp[j] = b[i+j]; //prefetch
  for(j=0; j<BLOCK; j++) c_tmp[i+j] = a_tmp[j] + b_tmp[j];
  for(j=0; j<BLOCK; j++) c[i+j] = c_tmp[i+j]; //store
}</pre>
```




- Accesses to arrays a and b still interleaved!
- Loop latency penalty.
- Outer loop not pipelined.

イロト イポト イヨト イヨト

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Introduce false dependences



Still pay loop latency penalty and poor outermost loop pipeline.

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

## Emulating nested loops: similar to juggling

```
i=0; j=0; bi=0;
for (k=0; k<4*MAX; k++) {
  if (j==0) a_tmp[i] = a[bi+i];
  else if (j==1)
    b_{tmp}[i] = b[bi+i];
  else if (j==2)
    c_{tmp}[i] = a_{tmp}[i] + b_{tmp}[i];
  else c[bi+i] = c_tmp[i];
  if (i<BLOCK-1) i++;</pre>
  else {
    i=0;
    if (j<3) j++;
    else {j=0; bi = bi + BLOCK;}
```

- Need to use *restrict* pragma for all arrays.
- CPLI (II) = 21! Problem with dependence analyzer and software pipeliner.
- Better behavior (CLPI=3) with case statement: by luck.
- Further loop unrolling to get CPLI 1: too complex.
- But still a problem with interleaved DDR accesses!

Kernel acceleration and kernel offloading Application to HLS for FPGA using C2H First attempts with sequential code rewriting

#### Emulating nested loops, regrouping transfers

- No more interleaving between arrays a and b;
- CPLI not equal to 1, unless *restrict* pragma added: but leads to potentially wrong codes.

How to decrease CPLI and generalize to more complex codes?

oop tiling and the polyhedral model Overview of the compilation scheme mplementation details: synchronization and memory mapping

# Outline

#### Context and motivations

#### 2 "Double buffering" execution style

- Loop tiling and the polyhedral model
- Overview of the compilation scheme
- Implementation details: synchronization and memory mapping



# Reminder: all-affine fully-analyzable polyhedral model 🖄

Fortran-like C for loops:

```
for (i=0, i<=2N; i++)
c[i] = 0;
for (i=0; i<=N; i++)
for (j=0; j<=N; j++)
c[i+j] = c[i+j] + p[i]*q[j];</pre>
```

- Affine nested loops: polytopes.
- Multi-dimensional arrays with affine access functions.
- Orders: affine transformations.
- Static control, exact analysis.

# Reminder: all-affine fully-analyzable polyhedral model 🖄

Fortran-like C for loops:

```
for (i=0, i<=2N; i++)
c[i] = 0;
for (i=0; i<=N; i++)
for (j=0; j<=N; j++)
c[i+j] = c[i+j] + p[i]*q[j];</pre>
```

- Affine nested loops: polytopes.
- Multi-dimensional arrays with affine access functions.
- Orders: affine transformations.
- Static control, exact analysis.

Typical criticism: such codes do not exist.

# Reminder: all-affine fully-analyzable polyhedral model 🖄

Fortran-like C for loops:

```
for (i=0, i<=2N; i++)
c[i] = 0;
for (i=0; i<=N; i++)
for (j=0; j<=N; j++)
c[i+j] = c[i+j] + p[i]*q[j];</pre>
```

- Affine nested loops: polytopes.
- Multi-dimensional arrays with affine access functions.
- Orders: affine transformations.

イロト イポト イヨト イヨト


• Static control, exact analysis.

Typical criticism: such codes do not exist. But:

- Applicable to specific domains: e.g., signal/video processing.
- Required for static automation, very suitable for HLS.
- Can be limited to the part to analyze: here non-local accesses.
- Central model & source of inspiration for more general cases.
- Recent revival: ISL, PIPS4ALL, PLUTO, GRAPHITE, R-STREAM, COMPAAN, CHUBA, GECOS, ...

Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping

## Polyhedral model: tiling




- n loops transformed into n tile loops + n intra-tile loops.
- Expressed from permutable loops: affine function  $\theta$ , here  $\theta : (i,j) \mapsto (i+j,i)$ .

イロト イポト イヨト イヨト

18/43

Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping


## Polyhedral model: tiling



- n loops transformed into n tile loops + n intra-tile loops.
- Expressed from permutable loops: affine function  $\theta$ , here  $\theta : (i,j) \mapsto (i+j,i)$ .
- Tile: atomic block operation.
- Increases granularity of computations.
- Enables communication coalescing (hoisting).

Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping

## Polyhedral model: tiling



- n loops transformed into n tile loops + n intra-tile loops.
- Expressed from permutable loops: affine function  $\theta$ , here  $\theta : (i,j) \mapsto (i+j,i)$ .
- Tile: atomic block operation.
- Increases granularity of computations.
- Enables communication coalescing (hoisting).

• We focus on a tile strip: double buffering  $\simeq$  loop unrolling by 2.

## Optimized transfers with maximal intra- & inter-tile reuse

Double buffering style for optimized communications.

- Communication coalescing: each tile T has a Load(T) and a Store(T).
- Five pipelined communicating processes for loading, computing, storing.
- Tiling + coarse-grain software pipelining = affine function  $\theta'$ .
- Transfers are done according to rows: spatial locality for DDR accesses.
- Exploits data reuse: temporal locality + fewer communications.

## Optimized transfers with maximal intra- & inter-tile reuse

Double buffering style for optimized communications.

- Communication coalescing: each tile T has a Load(T) and a Store(T).
- Five pipelined communicating processes for loading, computing, storing.
- Tiling + coarse-grain software pipelining = affine function  $\theta'$ .
- Transfers are done according to rows: spatial locality for DDR accesses.
- Exploits data reuse: temporal locality + fewer communications.

Local memory management defines local buffers with reuse.

- Requires lifetime analysis with respect to  $\theta'$ .
- Lattice-based memory reduction: mix bounding box & sliding window.
- Reduces memory size and provides access functions:  $\vec{Ai} \mod \vec{b}$ .

## Optimized transfers with maximal intra- & inter-tile reuse

Double buffering style for optimized communications.

- Communication coalescing: each tile T has a Load(T) and a Store(T).
- Five pipelined communicating processes for loading, computing, storing.
- Tiling + coarse-grain software pipelining = affine function  $\theta'$ .
- Transfers are done according to rows: spatial locality for DDR accesses.
- Exploits data reuse: temporal locality + fewer communications.


Local memory management defines local buffers with reuse.

- Requires lifetime analysis with respect to  $\theta'$ .
- Lattice-based memory reduction: mix bounding box & sliding window.
- Reduces memory size and provides access functions:  $\vec{Ai} \mod \vec{b}$ .

Code generation generates final C code in a linearized form


- Placement of FIFO synchronizations.
- Boulet-Feautrier's method for polytope scanning.

## Possible organization of load/store and compute processes




- One function for each communicating process, one memory for each array.
- Dedicated FIFOs of size 1 for synchronizations.
- Transfers through explicit memory accesses.

## Possible organization of load/store and compute processes



- One function for each communicating process, one memory for each array.
- Dedicated FIFOs of size 1 for synchronizations.
- Transfers through explicit memory accesses.




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping

## How to synchronize at C-level?

#### Need two kinds of synchronizations

- Sequential access to shared resource (computation or DDR).
- Data-flow: wait for data to arrive.



## Generate local memory accesses

Tiling and inter-tile reuse requires local storage: need to define access function to local memory, avoiding "fragmentation".

- Define software pipelining: new schedule dim., function of *T*.
- Compute liveness and conflicting differences (see hereafter), given transfer sets Load(T) & Store(T).
- Fold memory thanks to lattice-based memory allocation (affine function + modulo): existing software Bee+Cl@k.
- Replace in computation function all external accesses by local accesses and generate code for scanning transfer sets.

## Memory reuse for scheduled programs

Given an array A with multiple reads/writes and a scheduled program (communicating processes + schedule  $\theta'$ ), target:

- Reduction of the allocation size (size of buffer).
- Simplicity of the addressing functions.

#### Alternative solutions

- Optimal size with Ehrhart counting **•** approximations?
- Approximation of maximal number of live values rapping?
- Bounding box 🖝 too inefficient for general live-ranges.

## Memory reuse for scheduled programs

Given an array A with multiple reads/writes and a scheduled program (communicating processes + schedule  $\theta'$ ), target:

- Reduction of the allocation size (size of buffer).
- Simplicity of the addressing functions.

#### Alternative solutions

- Optimal size with Ehrhart counting **•** approximations?
- Approximation of maximal number of live values rapping?
- Bounding box 🖝 too inefficient for general live-ranges.
- Modular mapping  $\vec{i} \mapsto A\vec{i} \mod b r$  simple and quite efficient.

• Not a perfect scheme, does not reach minimal size, but: robust, expressed in terms of  $\theta'$ , usable with approximations.

#### Example of intermediate buffer: DCT-like example

Two synchronized, pipelined (ASAP) processes, communicating through a shared buffer *A*.

DO 
$$b_r = 0, 63$$
  
DO  $b_c = 0, 63$   
DO  $r = 0, 7$   
S:  $A(b_r, b_c, r, *) = ...$   
ENDDO  
ENDDO  
ENDDO

DO  $b_r = 0, 63$ DO  $b_c = 0, 63$ DO c = 0, 7T: ... =  $A(b_r, b_c, *, c)$ ENDDO ENDDO ENDDO

#### Example of intermediate buffer: DCT-like example

Two synchronized, pipelined (ASAP) processes, communicating through a shared buffer *A*.

Full array (no reuse)  $64 \times 64 \times 8 \times 8 = 2^{18} = 256K$ .

Intuitive solution write in  $A(b_r \mod 2, b_c \mod 2, r, c)$  (4 blocks)

Best linear allocation 112 with  $\sigma = \begin{cases} r \mod 4 \\ 16(b_r + b_c) + 2r + c \mod 28 \end{cases}$ 

24 / 43

Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping

## Memory reuse for scheduled programs

#### Given

- An array A with multiple reads and writes.
- Scheduled program or communicating processes, thanks to  $\theta$ .

Goal

- Reduction of the allocation size (size of buffer).
- Simplicity of the addressing functions.

Solutions

- Optimal size with Ehrhart counting **•** approximations?
- Approximation of maximal number of live values 🖝 mapping?
- Modular mapping  $\vec{i} \mapsto A\vec{i} \mod b respective models and quite efficient.$

# Modular mapping and admissible lattice

#### Definition (Modular mapping)

A modular mapping  $(M, \vec{b})$ , with  $M \in \mathcal{M}_{p,n}(\mathbb{Z})$  and  $\vec{b} \in \mathbb{N}^p$ , maps index  $\vec{i}$  to  $\sigma(\vec{i}) = M\vec{i} \mod \vec{b}$  in *p*-dimensional array with shape  $\vec{b}$ .

#### Definition (Lifetime analysis)

Two indices  $\vec{i}$  and  $\vec{j}$  of  $\mathbb{Z}^n$  are conflicting  $(\vec{i} \bowtie \vec{j})$  if they correspond to two simultaneously live values in the schedule  $\theta$ .

Define  $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}$ .  $\bullet$  Can be over-approximated.

# Modular mapping and admissible lattice

#### Definition (Modular mapping)

A modular mapping  $(M, \vec{b})$ , with  $M \in \mathcal{M}_{p,n}(\mathbb{Z})$  and  $\vec{b} \in \mathbb{N}^p$ , maps index  $\vec{i}$  to  $\sigma(\vec{i}) = M\vec{i} \mod \vec{b}$  in *p*-dimensional array with shape  $\vec{b}$ .

#### Definition (Lifetime analysis)

Two indices  $\vec{i}$  and  $\vec{j}$  of  $\mathbb{Z}^n$  are conflicting  $(\vec{i} \bowtie \vec{j})$  if they correspond to two simultaneously live values in the schedule  $\theta$ .


Define  $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}$ .  $\bullet$  Can be over-approximated.

#### Lemma


The modular mapping  $\sigma = (M, \vec{b})$  is valid iff  $DS \cap \ker \sigma = {\vec{0}}$ 

• ker  $\sigma$  admissible lattice for DS.


Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping




Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping



Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping



Loop tiling and the polyhedral model Overview of the compilation scheme Implementation details: synchronization and memory mapping



### Lattice-based memory allocation: process

- **(**) Lifetime analysis of the array elements of A, w.r.t.  $\theta$ .
- ❷ Relation ⋈: Build the polytope of conflicting differences.
- Solution Admissible lattice: Build an admissible  $\Lambda$  of small determinant.
- **6** Modulo function: Compute  $\sigma = (M, \vec{b})$  such that ker  $\sigma = \Lambda$ .
- Ode generation: Define new array A' and replace each occurrence of A(i) with A'(Mi mod b).

• Not a perfect scheme, does not reach minimal size, but: robust, expressed in terms of  $\theta$ , usable with approximations.

### Remove nested-loop latency by linearization

- Generate two functions for input data transfers.
- Generate (one or) two functions for output data transfers.
- Generate one function for computations.
- Use Boulet-Feautrier to iterate on input/output data sets and computation sets. (Other solutions possible in simple cases.)
- Insert synchronizations according to software pipeline.
- Compile and run! (Actually, with some rewriting for C2H.)
- Correct (in theory) code generation. Still need to be validated and improved in terms of code complexity.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# Outline



2 "Double buffering" execution style

#### 3 Communication coalescing

- Communication coalescing: related work
- Exact inter-tile data reuse in a tile strip
- Extensions to more general situations

### Related work: parallel languages & scratchpad memories

- Compiler-directed scratchpad memory hierarchy design & management: Kandemir, Choudhary, DAC'02.
- Effective communication coalescing for data-parallel applications: Chavarría-Miranda, Mellor-Crummey, PPoPP'05.
- Communication optimizations for fine-grained UPC applications: Chen, Iancu, Yelick, PACT'05.
- DRDU: A data reuse analysis technique for efficient scratchpad memory management: Issenin, Borckmeyer, Miranda, Dutt. ACM TODAES 2007.
- Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories: Baskaran, Bondhugula, Krishnam., Ramanujam, Rountev, Sadayappan, PPoPP'08.
- A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction: Leung, Vasilache, Meister, Baskaran, Wohlford, Bastoul, Lethin, GPGPU'10.
- A reuse-aware prefetching scheme for scratchpad memory: Cong, Huang, Liu, Zou, DAC'11.
- PIPS is not (just) polyhedral software: Amini, Ancourt, Coelho, Creusillet, Guelton, Irigoin, Jouvelot, Keryell, Villalon, IMPACT'11.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Communication coalescing: main principles

Hoist communications out of loops (out of tile or out of tile strip).

```
for (i=0; i<N; i++)
  for (j=0; j<N; j++)
    S(i,j)
    endfor
endfor</pre>
```

```
for (I=0; I<N; I+=b)
for (J=0; J<N; J+=b)
Transfer(I,J)
for (i=I; i<min(I+b,N); i++)
    for (j=J; j<min(J+b,N); j++)
        S(i,j)
    endfor
endfor
endfor
endfor</pre>
```

```
for (I=0; I<N; I+=b)
Transfer(I)
for (J=0; J<N; J+=b)
for (i=I; i<min(I+b,N); i++)
for (j=J; j<min(J+b,N); j++)
S(i,j)
endfor
endfor
endfor
endfor
endfor</pre>
```

#### Static scratch-pad optimizations

- Decides statically which array portions will remain in SPM.
- Granularity of arrays and function calls.

#### Dynamic scratch-pad optimizations

- Make a copy of distant memory before a tile or before a tile strip.
- Work at the granularity of array sections = approximation.
- Only "regular" inter-tile reuse (null space of affine functions or shifts).
- Apparently, no pipelining/overlapping (except in RStream).

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Communication coalescing: main principles

Hoist communications out of loops (out of tile or out of tile strip).

```
for (i=0; i<N; i++)
  for (j=0; j<N; j++)
      S(i,j)
    endfor
endfor</pre>
```

```
for (I=0; I<N; I+=b)
for (J=0; J<N; J+=b)
Transfer(I,J)
for (i=I; i<min(I+b,N); i++)
    for (j=J; j<min(J+b,N); j++)
        S(i,j)
    endfor
endfor
endfor
endfor</pre>
```

```
for (I=0; I<N; I+=b)
Transfer(I)
for (J=0; J<N; J+=b)
for (i=I; i<min(I+b,N); i++)
for (j=J; j<min(J+b,N); j++)
S(i,j)
endfor
endfor
endfor
endfor
endfor</pre>
```

#### Static scratch-pad optimizations


- Decides statically which array portions will remain in SPM.
- Granularity of arrays and function calls.

#### Dynamic scratch-pad optimizations 🖝 but unclear & incomplete

- Make a copy of distant memory before a tile or before a tile strip.
- Work at the granularity of array sections = approximation.
- Only "regular" inter-tile reuse (null space of affine functions or shifts).
- Apparently, no pipelining/overlapping (except in RStream).

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations


#### Loop tiling: impact on reuse and communication



**Load**  $\simeq$  first reads  $\cap$  tile domain. **Store**  $\simeq$  last writes  $\cap$  tile domain.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

#### Loop tiling: impact on reuse and communication



**Load**  $\simeq$  first reads  $\cap$  tile domain. **Store**  $\simeq$  last writes  $\cap$  tile domain.


Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## General specification of data transfers

#### Definition

- Load(T): data loaded from DDR just before executing tile T.
- Store(*T*): data stored to DDR just after *T*.
- In(T): data read before being written in the tile T.
- Out(T): data written by the tile T.

#### Minimal dependence structure



#### Goals

- Reuse local data: intra and inter-tile reuse in a tile strip.
- Do not store in external memory after each write.
- Minimize live-ranges in local memory.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# What do we put in Load(T) and Store(T)?

#### Extreme solutions

- ∀T, Load(T) = Ø except Load(T<sub>0</sub>) = copy of all the memory involved in the tile strip riangle no pipelining and no overlapping.
- ∀T, Load(T) = In(T), Store(T) = Out(T) where In(T) = data read before written in T, Out(T) = data written in T riangle no inter-tile reuse.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# What do we put in Load(T) and Store(T)?

#### Extreme solutions

- ∀T, Load(T) = Ø except Load(T<sub>0</sub>) = copy of all the memory involved in the tile strip riangle no pipelining and no overlapping.
- ∀T, Load(T) = In(T), Store(T) = Out(T) where In(T) = data read before written in T, Out(T) = data written in T riangle no inter-tile reuse.

Exact situation with  $\operatorname{ALAP}$  loads and  $\operatorname{ASAP}$  stores

- Always reuse local data: intra- and inter-tile reuse in a tile strip.
- Remote store only after last write **external memory not up-to-date**.
- Minimize each local live-range 🖝 bounding box not enough.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

35/43

# What do we put in Load(T) and Store(T)?

#### Extreme solutions

- ∀T, Load(T) = Ø except Load(T<sub>0</sub>) = copy of all the memory involved in the tile strip 

   no pipelining and no overlapping.
- ∀T, Load(T) = In(T), Store(T) = Out(T) where In(T) = data read before written in T, Out(T) = data written in T riangle no inter-tile reuse.

Exact situation with ALAP loads and ASAP stores

- Always reuse local data: intra- and inter-tile reuse in a tile strip.
- Remote store only after last write **external memory not up-to-date**.
- Minimize each local live-range **•** bounding box not enough.

#### To avoid useless transfers and reduce local lifetimes

- Load(T) = In(T) \ {In(t < T)  $\cup$  Out(t < T)}
- Store(T) = Out(T) \ Out(t > T)

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# What do we put in Load(T) and Store(T)?

#### Extreme solutions

- ∀T, Load(T) = Ø except Load(T<sub>0</sub>) = copy of all the memory involved in the tile strip riangle no pipelining and no overlapping.
- ∀T, Load(T) = In(T), Store(T) = Out(T) where In(T) = data read before written in T, Out(T) = data written in T riangle no inter-tile reuse.

Exact situation with  $\operatorname{ALAP}$  loads and  $\operatorname{ASAP}$  stores

- Always reuse local data: intra- and inter-tile reuse in a tile strip.
- Remote store only after last write **external memory not up-to-date**.
- Minimize each local live-range **•** bounding box not enough.

#### To avoid useless transfers and reduce local lifetimes


- Load(T) = In(T) \ {In(t < T)  $\cup$  Out(t < T)}
- Store(T) = Out(T) \ Out(t > T)

#### or, equivalently, defined by optimization

- Load(T) = { $\vec{m}$  | FirstOpReadBeforeWrite( $\vec{m}$ )  $\in T$ }
- Store(T) = { $\vec{m}$  | LastOpWrite( $\vec{m}$ )  $\in T$ }

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Example: Load(J) for a $b \times b$ tile indexed by J



Reads of c[m] as a function of (i, j):

$$\begin{cases} i+j=m\\ 0\leq i\leq n-1, \ 0\leq j\leq n-1 \end{cases}$$


イロト 不同下 イヨト イヨト

3

36 / 43

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Example: Load(J) for a $b \times b$ tile indexed by J



Introduction of the change of basis  $(i,j) \mapsto (i' = n - 1 - j, j' = i)$ :


$$\begin{cases} i + j = m, \, i' = n - 1 - j, \, j' = i \\ 0 \le i \le n - 1, \, 0 \le j \le n - 1 \end{cases}$$

イロト 不得下 イヨト イヨト 二日

36 / 43

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Example: Load(J) for a $b \times b$ tile indexed by J



Tiling  $(I, J) = (\lfloor \frac{i'}{b} \rfloor, \lfloor \frac{j'}{b} \rfloor)$ , *I* parameter:


$$\begin{cases} i+j = m, \ i' = n-1-j, \ j' = i \\ 0 \le i \le n-1, \ 0 \le j \le n-1 \\ bl \le i' \le b(l+1)-1 \\ bJ \le j' \le b(J+1)-1 \end{cases}$$

イロト 不得下 イヨト イヨト 二日

36 / 43

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):


$$\min_{\prec_{lex}} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$

・ロン ・回と ・ヨン ・ ヨン

36 / 43

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):


$$\min_{\prec_{lex}} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$

blue=10, red=parameter

 $\begin{array}{l} \text{if } (-10l + N - m \ge 0) \\ \text{if } (10l - N + m + 9 \ge 0) \ /* \text{ vertical band of elements, first tile } */ \\ (J, ii, jj, i, j) = (0, N - m, 0, 0, m) \\ \text{else} \\ \text{if } (-10l + 2N - m \ge 0) \\ \text{if } (-10l + N - m + 9 \ge 0) \ /* \text{ horizontal band, first tile } */ \\ (J, ii, jj, i, j) = (0, 10l, 10l - N + m, 10l - N + m, N - 10l) \\ \text{else with } k = \lfloor \frac{N + 9m + 9}{10} \rfloor \ /* \text{ generic horizontal case } */ \\ (J, ii, jj, i, j) = (l + m - k, 10l, 10l - N + m, 10l - N + m_3N - 10l) \\ \text{else } \perp \ /* \text{ undefined } */ \end{array}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):


$$\min_{\forall lex} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$

blue=10, red=parameter

 $\begin{array}{l} \text{if } (-10I + N - m \ge 0) \\ \text{if } (10I - N + m + 9 \ge 0) \ /* \ \text{vertical band of elements, first tile } */ \\ (i,j) = (0,m) \\ \text{else} \ \bot \\ \text{else} \\ \text{if } (-10I + 2N - m \ge 0) \\ \text{if } (-10I + N - m + 9 \ge 0) \ /* \ \text{horizontal band, first tile } */ \\ (i,j) = (10I - N + m, N - 10I) \\ \text{else with } k = \lfloor \frac{N + 9m + 9}{10} \ \rfloor \ /* \ \text{generic horizontal case } */ \\ (i,j) = (10I - N + m, N - 10I) \\ \text{else } \perp \ /* \ \text{means undefined } */ \\ \end{array}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):

$$\min_{\prec_{lex}} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$

blue=10, red=parameter


if  $(-10I + N - m \ge 0)$ if  $(10I - N + m + 9 \ge 0)$  (i,j) = (0,m) /\* vertical portion of c \*/ else if  $(-10I + 2N - m \ge 0)$  (i,j) = (10I - N + m, N - 10I) /\* horizontal portion of c \*/ else  $\perp$  /\* means undefined \*/

This gives the array elements whose first access is a read:

$$\{m \mid \max(0, N - 10I - 9) \le m \le N - 10I\} \cup \{m \mid N - 10I + 1 \le m \le 2N \ge 10I\} = 36/43$$

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):

$$\min_{\prec_{lex}} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$


blue=10, red=parameter

#### After simplification:

FirstOpRead $(m) = \{(i,j) \mid (i,j) = (0,m), 0 \le m, n-10 - 10I \le m \le n-1 - 10I\}$  $\cup \{(i,j) \mid (i,j) = (10I - n + 1 + m, n - 1 - 10I), n - 10I \le m \le 2n - 2 - 10I\}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Example: Load(J) for a $b \times b$ tile indexed by J



Use PIP to find the first read in the tile strip, i.e., lexicographic minimum of (I, J, i', j'):

$$\min_{\prec_{lex}} \begin{cases} i+j=m, \ i'=n-1-j, \ j'=i\\ 0 \le i \le n-1, \ 0 \le j \le n-1\\ bl \le i' \le b(l+1)-1\\ bJ \le j' \le b(J+1)-1 \end{cases}$$

blue=10, red=parameter

#### After simplification:

FirstOpRead $(m) = \{(i,j) \mid (i,j) = (0,m), 0 \le m, n-10 - 10I \le m \le n-1 - 10I\}$  $\cup \{(i,j) \mid (i,j) = (10I - n + 1 + m, n - 1 - 10I), n - 10I \le m \le 2n - 2 - 10I\}$ 

Introduction of tile constraints and expression of m as a function of J:

FirstReadInTile(J) = { $m \mid \max(0, n - 10I - 10) \le m \le n - 1 - 10I, J = 0$ }  $\cup \{m \mid \max(1, 10J) \le m + 10I - n + 1 \le \min(n - 1, 10J + 9)\}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Weaknesses and potential for improvements

#### Note

- This is the first process to automate double-buffering with intra- and inter-tile reuse, and entirely at C level.
- Combination of several polyhedral techniques: tiling, code analysis, memory reuse with modulo (not explained here), polyhedral code generation.

#### Weaknesses

- Needs "tilable" portion of code.
- Needs exact analysis of data usage 🖝 approximations?
- Needs constant tile size parameterization?
  - Recompile (analysis & code generation) for each tile size.
  - Painful (hand-made) code specialization for each tile size.
  - Local memory size known only at the end of the process.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Reminder: beyond the polyhedral model


Polyhedral model.



Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Reminder: beyond the polyhedral model

Polyhedral model. Real life.



Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Reminder: beyond the polyhedral model

Polyhedral model. Real life.


#### Extensions.

- Non-affine constraints.
- Non-static control, while loops.
- Beyond induction variables.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# Reminder: beyond the polyhedral model

Polyhedral model. Real life.



#### Extensions.

- Non-affine constraints.
- Non-static control, while loops.
- Beyond induction variables.

### Approximations.

- Dependences, lifetime, data & iteration domains, etc.
- Array region analysis (Creusillet).

(日) (同) (三) (三)


38 / 43

• Runtime info., trace analysis.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

# Reminder: beyond the polyhedral model

Polyhedral model. Real life.



#### Extensions.

- Non-affine constraints.
- Non-static control, while loops.
- Beyond induction variables.

### Approximations.

- Dependences, lifetime, data & iteration domains, etc.
- Array region analysis (Creusillet).
- Runtime info., trace analysis.
- In(T): data read before being written in the tile T.
- Out(T): data written by the tile T.
- $\overline{\text{In}}(T)$ : possibly read before being written, over-approximation of In(T).
- $\overline{\operatorname{Out}}(T)$ : data possibly written, over-approximation of  $\overline{\operatorname{Out}}(T)$ .
- $\underline{Out}(T)$ : data provably written, under-approximation of  $\underline{Out}(T)$ .

Extensions to more general situations

## Approximation scheme for Load(T) and Store(T)


#### Valid approximated loads and stores

Load at least the exact amount of data: (i)  $\overline{\mathrm{In}}(T) \setminus \underline{\mathrm{Out}}(t < T) \subseteq \mathrm{Load}(t \leq T)$ need to over-approximate (ii) Do not overwrite possibly locally-defined data:

 $\overline{\text{Out}}(t < T) \cap \text{Load}(T) = \emptyset$   $\blacksquare$  be careful with over-loading

(iii) Preload any data that may be written but not for sure:

Store(T) \ Out( $t \le T$ )  $\subseteq$  Load( $t \le T$ ) risk of storing garbage



Extensions to more general situations


## Approximation scheme for Load(T) and Store(T)

#### Valid approximated loads and stores

- Load at least the exact amount of data: (i)  $\overline{\mathrm{In}}(T) \setminus \underline{\mathrm{Out}}(t < T) \subseteq \mathrm{Load}(t \leq T)$ need to over-approximate (ii) Do not overwrite possibly locally-defined data:
  - $\overline{\text{Out}}(t < T) \cap \text{Load}(T) = \emptyset$   $\blacksquare$  be careful with over-loading

(iii) Preload any data that may be written but not for sure:

Store(T) \ Out( $t \le T$ )  $\subseteq$  Load( $t \le T$ ) risk of storing garbage



Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Approximation is (unexpectedly) feasible!

#### Intuition for loading $\operatorname{ALAP}$ and storing $\operatorname{ASAP}$

- Store x just after T if x is never written after T, i.e.,  $x \notin \overline{\text{Out}}(t > T)$ .
- Preload x if written, not for sure:  $x \in \overline{\text{Out}}(t \leq T_{\max}) \setminus \underline{\text{Out}}(t \leq T_{\max})$ .
- Load a value x always before it may be written, i.e.,  $x \notin \overline{\text{Out}}(t < T)$ .

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Approximation is (unexpectedly) feasible!

#### Intuition for loading $\operatorname{ALAP}$ and storing $\operatorname{ASAP}$

- Store x just after T if x is never written after T, i.e.,  $x \notin \overline{\text{Out}}(t > T)$ .
- Preload x if written, not for sure:  $x \in \overline{\text{Out}}(t \leq T_{\max}) \setminus \underline{\text{Out}}(t \leq T_{\max})$ .
- Load a value x always before it may be written, i.e.,  $x \notin \overline{\text{Out}}(t < T)$ .

#### Solution with set equations Don't read! ©

$$\begin{array}{l} \overline{\operatorname{Out}}(T) \setminus \overline{\operatorname{Out}}(t > T) \subseteq \operatorname{Store}(T) & (\text{data possibly written}) \\ \overline{\operatorname{In}}'(T) = \overline{\operatorname{In}}(T) \cup (\operatorname{Store}(T) \setminus \underline{\operatorname{Out}}(T)) & (\text{all data that are "read"}) \\ \overline{\operatorname{Ra}}(T) = \overline{\operatorname{In}}'(T) \setminus \underline{\operatorname{Out}}(t < T) & (\text{all data that need a remote access}) \\ \operatorname{Load}(T) = \left(\overline{\operatorname{In}}'(T) \cup (\overline{\operatorname{Out}}(T) \cap \overline{\operatorname{Ra}}(t > T))\right) \setminus \left(\overline{\operatorname{In}}'(t < T) \cup \overline{\operatorname{Out}}(t < T)\right) \end{array}$$

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Approximation is (unexpectedly) feasible!

#### Intuition for loading $\operatorname{ALAP}$ and storing $\operatorname{ASAP}$

- Store x just after T if x is never written after T, i.e.,  $x \notin \overline{\text{Out}}(t > T)$ .
- Preload x if written, not for sure:  $x \in \overline{\text{Out}}(t \leq T_{\max}) \setminus \underline{\text{Out}}(t \leq T_{\max})$ .
- Load a value x always before it may be written, i.e.,  $x \notin \overline{\text{Out}}(t < T)$ .

#### Solution with set equations Don't read! ©

$$\begin{array}{l} \overline{\operatorname{Out}}(T) \setminus \overline{\operatorname{Out}}(t > T) \subseteq \operatorname{Store}(T) & (\text{data possibly written}) \\ \overline{\operatorname{In}}'(T) = \overline{\operatorname{In}}(T) \cup (\operatorname{Store}(T) \setminus \underline{\operatorname{Out}}(T)) & (\text{all data that are "read"}) \\ \overline{\operatorname{Ra}}(T) = \overline{\operatorname{In}}'(T) \setminus \underline{\operatorname{Out}}(t < T) & (\text{all data that need a remote access}) \\ \operatorname{Load}(T) = \left(\overline{\operatorname{In}}'(T) \cup (\overline{\operatorname{Out}}(T) \cap \overline{\operatorname{Ra}}(t > T))\right) \setminus \left(\overline{\operatorname{In}}'(t < T) \cup \overline{\operatorname{Out}}(t < T)\right) \end{array}$$


Solution by optimization Don't read! ©

- $\overline{\mathrm{In}}(\vec{m}) = \min\{T \mid \vec{m} \in \overline{\mathrm{In}}(T)\}$  (first time it is read).
- $\overline{\operatorname{Out}}(\vec{m}) = \min\{T \mid \vec{m} \in \overline{\operatorname{Out}}(T)\}$  (first time it may be written).
- $\underline{Out}(\vec{m}) = \min\{T \mid \vec{m} \in \underline{Out}(T)\}$  (first time it is written for sure).

then combine to get  $T(\vec{m}) = \min(\overline{\operatorname{Out}}(\vec{m}), \underline{\operatorname{Out}}(\vec{m}), \overline{\operatorname{In}}(\vec{m}))$ , unless  $\underline{\operatorname{Out}}(\vec{m}) \leq_{lex} \overline{\operatorname{In}}(\vec{m})$  in which case  $T(\vec{m}) = -\infty$  (no need to load).

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:


- (I,J): first index in tile.
- n: loop bound, b: tile size.

Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:

- (I,J): first index in tile.
- n: loop bound, b: tile size.


Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

 $Load_p = \{m \mid 1-b \le l \le n-1, \ 0 \le m \le n-1, \ J \le m \le J+b-1\}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:

- (I,J): first index in tile.
- n: loop bound, b: tile size.


Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

 $Load_{p} = \{m \mid 1-b \le l \le n-1, \ 0 \le m \le n-1, \ J \le m \le J+b-1\}$  $Load_{q} = \{m \mid 1-b \le J \le n-1, \ J \le 0, \ 0 \le m \le n-1, \ 1 \le n-l-m \le b\}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:

- (I,J): first index in tile.
- n: loop bound, b: tile size.


Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

 $\begin{aligned} \text{Load}_{p} &= \{m \mid 1-b \leq l \leq n-1, \ 0 \leq m \leq n-1, \ J \leq m \leq J+b-1 \} \\ \text{Load}_{q} &= \{m \mid 1-b \leq J \leq n-1, \ J \leq 0, \ 0 \leq m \leq n-1, \ 1 \leq n-l-m \leq b \} \\ \text{Load}_{c} &= \{m \mid 1-b \leq J \leq 0, \ 0 \leq m \leq n-1, \ 2 \leq n-l-m \leq b \} \\ \cup \{m \mid 1-b \leq l \leq -1, \ n \leq m \leq 2n-2, \ n+J-1 \leq m \leq n+J+b-2 \} \\ \cup \{m \mid 0 \leq l \leq n-1, \ \max(0,J) \leq m-(n-l-1) \leq \min(J+b-1,n-1) \} \end{aligned}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:

- (I,J): first index in tile.
- n: loop bound, b: tile size.


Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

 $\begin{aligned} \text{Load}_{p} &= \{m \mid 1-b \leq l \leq n-1, \ 0 \leq m \leq n-1, \ J \leq m \leq J+b-1 \} \\ \text{Load}_{q} &= \{m \mid 1-b \leq J \leq n-1, \ J \leq 0, \ 0 \leq m \leq n-1, \ 1 \leq n-l-m \leq b \} \\ \text{Load}_{c} &= \{m \mid 1-b \leq J \leq 0, \ 0 \leq m \leq n-1, \ 2 \leq n-l-m \leq b \} \\ \cup \{m \mid 1-b \leq l \leq -1, \ n \leq m \leq 2n-2, \ n+J-1 \leq m \leq n+J+b-2 \} \\ \cup \{m \mid 0 \leq l \leq n-1, \ \max(0,J) \leq m-(n-l-1) \leq \min(J+b-1,n-1) \} \end{aligned}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Parameterization is (unexpectedly) feasible!



Tiling:

• 
$$(i,j) \mapsto (i',j') = (n-j-1,i)$$

Parameters:

- (I,J): first index in tile.
- n: loop bound, b: tile size.

Transfers (m = i + j = j' + n - i' - 1):

• Load<sub>p</sub>, Load<sub>q</sub>, Load<sub>c</sub>, Store<sub>c</sub>.

 $\begin{aligned} \text{Load}_{p} &= \{m \mid 1-b \leq l \leq n-1, 0 \leq m \leq n-1, J \leq m \leq J+b-1 \} \\ \text{Load}_{q} &= \{m \mid 1-b \leq J \leq n-1, J \leq 0, 0 \leq m \leq n-1, 1 \leq n-l-m \leq b \} \\ \text{Load}_{c} &= \{m \mid 1-b \leq J \leq 0, 0 \leq m \leq n-1, 2 \leq n-l-m \leq b \} \\ \cup \{m \mid 1-b \leq l \leq -1, n \leq m \leq 2n-2, n+J-1 \leq m \leq n+J+b-2 \} \\ \cup \{m \mid 0 \leq l \leq n-1, \max(0, J) \leq m-(n-l-1) \leq \min(J+b-1, n-1) \} \\ \text{Store}_{c} &= \{m \mid l \leq n-1, J \leq n-b-1, 0 \leq m, n-l+J \leq m \leq J+b-1 \} \\ \cup \{m \mid l \leq n-1, n-b \leq J, 0 \leq m \leq 2n-2, n-l+J \leq m \leq 2n-l-2 \} \\ \cup \{m \mid 1-b \leq l, J \leq n-1, 0 \leq m \leq 2n-2, J \leq m, n-l-b \leq m, n-l+J-b \leq m \leq n-l+J-1 \} \end{aligned}$ 

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

### Size of local buffers, with "double-buffering" execution

#### Output for memory size

Array p

- size 2b, if  $n \ge 2b + 1$ : 2 overlapping tiles.
- size *n* if  $n \le 2b$ : less than 2 tiles.

Array q

- size **b** if  $n \ge b$ : 1 full tile.
- size *n* if  $n \le b 1$ : 1 incomplete tile.

Array c

- size (2b-1) + b = 3b 1 if  $n \ge 2b + 1$ : 2 full overlapping tiles.
- size (2b-1) + (n-b) = b + n 1 if  $b \le n \le 2b$ : 1 full, one incomplete
- size 2n 1 if  $n \le b 1$ : only one tile.

Distinguishes incomplete tiles and tiles starting out of domain.

Communication coalescing: related work Exact inter-tile data reuse in a tile strip Extensions to more general situations

## Conclusions

### Contributions

- Automate double-buffering with inter-tile reuse, at C level.
- Starting point for using HLS tools as back-end compilers?
- Quite general mechanisms: GPUs, other?

### Perspectives

- More approximations & parameters in polyhedral model.
- More than parallelism, pipelining.
- Synthesis of communicating processes + customized buffers.
- Compilation of streaming languages with multi-dimensional shared buffers (i.e., not FIFOs)?