

# Outline

- 1 Code representations
  - Control-flow graph
  - Loop-nesting forest
  - Static single assignment
- 2 Out-of-SSA translation
  - Translation with copy insertions: pitfalls and solution
  - Improving code quality and ease of implementation
  - **Fast implementation with reduced memory footprint**
- 3 SSA properties and liveness
  - Dominance, liveness, interferences, and chordal graphs
  - Construction of liveness sets in reducible CFGs for strict SSA
  - Extensions to irreducible CFGs and for checking liveness

# How to coalesce variables?

## Two alternatives

- Use a **working interference graph** where, in case of coalescing, the corresponding nodes are merged.  $O(1)$  interference query.
- Manipulate **congruence classes**, i.e., sets of coalesced variables. Interferences must be tested between sets.

Chaitin, Sreedhar, Budimlić use congruence classes. Also useful to avoid interference graph. Naive algorithm: quadratic complexity.

# How to coalesce variables?

## Two alternatives

- Use a **working interference graph** where, in case of coalescing, the corresponding nodes are merged.  $O(1)$  interference query.
- Manipulate **congruence classes**, i.e., sets of coalesced variables. Interferences must be tested between sets.


Chaitin, Sreedhar, Budimlić use congruence classes. Also useful to avoid interference graph. Naive algorithm: quadratic complexity.

## Key properties for linear-complexity live range intersection

- 2 variables intersect if one is live at the definition of the other.
- In this case, the first definition dominates the second one.
- **Budimlić: a set contains 2 intersecting variables if it contains a variable that intersects its “parent dominating” variable.**


# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.




# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.




# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.




# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.



# Fast interference test for a set of variables


- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.






# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.




# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.



# Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with “parent dominating” variable.



---

**Algorithm 2:** Check intersection in a set of variables

---

**Data:** list sorted according to a pre-DFS order of the dominance tree**Output:** Returns TRUE if the list contains an interference

```
1 dom ← empty_stack ; i ← 0 ;           /* stack of the traversal */
2 while i < list.size() do
3     current ← list(i++) ;
4     other ← dom.top() ;                /* NULL if dom is empty */
5     while (other ≠ NULL) and dominate(other, current) = FALSE do
6         dom.pop() ;                    /* not the desired parent, remove */
7         other ← dom.top() ;            /* consider next one */
8     parent ← other ;
9     if (parent ≠ NULL) and (intersect(current, parent) = TRUE) then
10        return TRUE ;                  /* intersection detected */
11    dom.push(current) ;                 /* otherwise, keep checking */
12 return FALSE ;
```

---

## Linear interference test of two congruence classes

### Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one → linear number of tests.

# Linear interference test of two congruence classes

## Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one ➡ linear number of tests.

---

---

```
1  $i_r \leftarrow 0$  ;  $i_b \leftarrow 0$  ;  
2 while ( $i_r < \text{red.size}()$  and  $i_b < \text{blue.size}()$ ) do  
3   if  $\text{blue}(i_b) \prec \text{red}(i_r)$  then  $\text{current} \leftarrow \text{blue}(i_b++)$  else  $\text{current} \leftarrow \text{red}(i_r++)$   
4 while( $i_r < \text{red.size}()$  and  $n_b > 0$ ) do  $\text{current} \leftarrow \text{red}(i_r++)$  /* still  $n_b$  blue in stack */  
5 while( $i_b < \text{blue.size}()$  and  $n_r > 0$ ) do  $\text{current} \leftarrow \text{blue}(i_b++)$  /* still  $n_r$  red in stack */
```

---

---

# Linear interference test of two congruence classes

## Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one → linear number of tests.
- No need to test intersection of variables in the same set.
- Take values into account for value-based interference: need links of “equal ancestors”, which may increase complexity.
- Sort in linear time the resulting set, in case of coalescing.

## Linear interference test of two congruence classes

### Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one → linear number of tests.
- No need to test intersection of variables in the same set.
- Take values into account for value-based interference: need links of “equal ancestors”, which may increase complexity.
- Sort in linear time the resulting set, in case of coalescing.

Fewer intersection tests → possible now to use more expensive queries for intersection/liveness and to avoid interference graph:

- Budimlić intersection test, still using liveness sets.
- Fast liveness checking of Boissinot et al. (CGO'08).



---

**Algorithm 3:**  $\text{interference}(a, b)$ 

---

**Data:** A variable  $a$  and its parent  $b$  in the dominance tree

**Output:** Returns `TRUE` if  $a$  interferes (i.e., intersects and has a different value) with an already-visited variable. Also, update `equal_anc` information

```
/* a and b are assumed to not be equal to NULL */
1 equal_anc_out(a)  $\leftarrow$  NULL ; /* initialization */
2 if  $a$  and  $b$  are in the same set then
3    $b \leftarrow$  equal_anc_out( $b$ ) ; /* check/update in other set */
4 if value( $a$ )  $\neq$  value( $b$ ) then
5   return chain_intersect( $a, b$ ) ; /* check with b and its equal intersecting
   ancestors in the other set */
6 else
7   update_equal_anc_out( $a, b$ ) ; /* update equal intersecting ancestor going
   up in the other set */
8   return FALSE ; /* no interference */
```

---

---

**Algorithm 4:** `update_equal_anc_out(a, b)`

---

**Data:** Variables  $a$  and  $b$ , same value, but in different sets

**Output:** Set nearest intersecting ancestor of  $a$ , in other set, with same value (NULL if does not exist)

```
1 tmp ← b ;
2 while (tmp ≠ NULL) and (intersect(a, tmp) = FALSE) do
3   tmp ← equal_anc_in(tmp) ; /* follow the chain of equal intersecting ancestors in
   the other set */
4 equal_anc_out(a) ← tmp ; /* tmp intersects a or NULL */
```

---

---

**Algorithm 5:** `chain_intersect(a, b)`

---

**Data:** Variables  $a$  and  $b$ , different value, in different sets

**Output:** Returns TRUE if  $a$  intersects  $b$  or one of its equal intersecting ancestors in the same set

```
1 tmp ← b ;
2 while (tmp ≠ NULL) and (intersect(a, tmp) = FALSE) do
3   tmp ← equal_anc_in(tmp) ; /* follow the chain of equal intersecting ancestors */
4 if tmp = NULL then return FALSE else return TRUE ;
```

---


# Speed-up for SPEC CINT2000: x2

## General scheme

- Sreedhar III: w. virtualization.
- Us I, Us III: our proposal, w.o./w. virtualization.

## Interference checks

- Default: liveness sets + interference graph.
- InterCheck: Budimlić with liveness sets.
- LiveCheck: Fast liveness checking.
- Linear: Linear check instead of quadratic.




# Memory footprint reduction for SPEC CINT2000: $\times 10$


- Interference graph: half-size bit matrix.
- Liveness sets: enumerated sets. Does not count construction.
- Liveness check: bit sets. Construction taken into account.

Data structures grow during virtualization. “Perfect memory” evaluated, with both enumerated/bit sets for liveness sets.

## Sum of memory footprint



## Max of memory footprint



## General framework

- Correctness clarified even for complex cases
- Two-phases solution, based on coalescing

## Results

- Value-based interferences, for free, as good as Sreedhar III
- Fast algorithm: **Speed-up x2, memory reduction x10.**

## Implementation


- No need to virtualize (at least for us)
- Simpler implementation

# Outline

- 1 Code representations
  - Control-flow graph
  - Loop-nesting forest
  - Static single assignment
- 2 Out-of-SSA translation
  - Translation with copy insertions: pitfalls and solution
  - Improving code quality and ease of implementation
  - Fast implementation with reduced memory footprint
- 3 SSA properties and liveness
  - Dominance, liveness, interferences, and chordal graphs
  - Construction of liveness sets in reducible CFGs for strict SSA
  - Extensions to irreducible CFGs and for checking liveness


# Dominance, liveness, and interference

- A variable  $v$  is live(-in) at program point  $p$  if there is a path, not containing the definition of  $v$ , from  $q$  to a use of  $v$ .
- Each instruction  $\ell$ , where  $v$  is live, is dominated by  $\text{def}(v)$  the definition point of  $v$ :  $\text{def}(v) \succeq \ell$ .



# Dominance, liveness, and interference

- A variable  $v$  is live(-in) at program point  $p$  if there is a path, not containing the definition of  $v$ , from  $q$  to a use of  $v$ .
- Each instruction  $\ell$ , where  $v$  is live, is dominated by  $\text{def}(v)$  the definition point of  $v$ :  $\text{def}(v) \succeq \ell$ .




Proof: if  $\ell$  is not dominated by  $\text{def}(v)$

- there is a path from **start** to  $\ell$  that does not visit  $\text{def}(v)$ .
- $v$  is live at  $\ell$ : there is a path from  $\ell$  to a use of  $v$  that does not visit  $\text{def}(v)$ .
- Thus, there is a path from **start** to a use of  $v$  that does not visit  $\text{def}(v)$ .



# Dominance, liveness, and interference

- A variable  $v$  is live(-in) at program point  $p$  if there is a path, not containing the definition of  $v$ , from  $q$  to a use of  $v$ .
- Each instruction  $\ell$ , where  $v$  is live, is dominated by  $\text{def}(v)$  the definition point of  $v$ :  $\text{def}(v) \succeq \ell$ .




Proof: if  $\ell$  is not dominated by  $\text{def}(v)$


- there is a path from **start** to  $\ell$  that does not visit  $\text{def}(v)$ .
- $v$  is live at  $\ell$ : there is a path from  $\ell$  to a use of  $v$  that does not visit  $\text{def}(v)$ .
- Thus, there is a path from **start** to a use of  $v$  that does not visit  $\text{def}(v)$ .

No: each use of  $v$  is dominated by  $\text{def}(v)$ .

# Dominance, liveness, and interference

- Assume that  $v$  and  $w$  are both live at some instruction  $\ell$ .
- Then,  $def(v) \succeq \ell$  and  $def(w) \succeq \ell$ .
- Dominance = tree:
  - either  $def(v) \succeq def(w)$  (and, in this case,  $v$  is live at  $def(w)$ );
  - or  $def(w) \succeq def(v)$  (and, in this case,  $w$  is live at  $def(v)$ ).
-  interference can be directed according to dominance.

# Dominance, liveness, and interference


- Assume that  $v$  and  $w$  are both live at some instruction  $\ell$ .
- Then,  $def(v) \succeq \ell$  and  $def(w) \succeq \ell$ .
- Dominance = tree:
  - either  $def(v) \succeq def(w)$  (and, in this case,  $v$  is live at  $def(w)$ );
  - or  $def(w) \succeq def(v)$  (and, in this case,  $w$  is live at  $def(v)$ ).
-  interference can be directed according to dominance.

## Consequences

- Strictness implies two equivalent notions of interferences:
  - live ranges intersect;
  - one variable is live at the definition of the other.
- Assume no equality among intersecting variables: then, the interference graph of an SSA program is chordal/triangulated.


## Intersecting live ranges, subtrees of a tree

- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$




## Intersecting live ranges, subtrees of a tree

- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$



# Intersecting live ranges, subtrees of a tree


- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$



- Live ranges of variables can be represented as subtrees of the dominance tree  $\rightarrow$  intersection graph = chordal graph.

# Intersecting live ranges, subtrees of a tree


- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$



- Live ranges of variables can be represented as subtrees of the dominance tree → intersection graph = chordal graph.


## Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices  $u$ ,  $v$ ,  $w$ , such that:



# Intersecting live ranges, subtrees of a tree


- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$



- Live ranges of variables can be represented as subtrees of the dominance tree
- Intersection graph = chordal graph.

## Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices  $u$ ,  $v$ ,  $w$ , such that:




$u$  and  $v$  are both live at  $\text{def}(w)$ .



## Intersecting live ranges, subtrees of a tree


- Assume  $v \xrightarrow{\text{dom}} w$
- Then,  $v$  is live at  $\text{def}(w)$



- Live ranges of variables can be represented as subtrees of the dominance tree
- Intersection graph = chordal graph.

## Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices  $u$ ,  $v$ ,  $w$ , such that:



$u$  and  $v$  are both live at  $\text{def}(w)$ . They thus interfere (chord).

# SSA versus non-SSA interference graphs

Program

$a \leftarrow \dots$


$b \leftarrow \dots$

$c \leftarrow \dots$


$d \leftarrow a + b$

$e \leftarrow c + 1$

Live Ranges



Interference Graph



- How can we create a 4-cycle  $\{a, c, d, e\}$ ?

# SSA versus non-SSA interference graphs

Program

$a \leftarrow \dots$

$b \leftarrow \dots$


$c \leftarrow \dots$

$d \leftarrow a + b$


$e \leftarrow c + 1$

$a \leftarrow \dots$

Live Ranges




Interference Graph




- How can we create a 4-cycle  $\{a, c, d, e\}$ ?
- Redefine  $a \implies$  **SSA violated!**

# SSA versus non-SSA interference graphs

Program and live ranges




Interference Graph




# SSA versus non-SSA interference graphs


Program and live ranges



Interference Graph




# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively "simplified" ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^\circ < k$ ).
- A post order walk of the dominance tree gives such an elimination order.

Chordal  $k$ -colorable: greedy- $k$ -colorable & tree-scan

- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.




# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.


# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.

Chordal  $k$ -colorable: greedy- $k$ -colorable & tree-scan

- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.


Chordal  $k$ -colorable: greedy- $k$ -colorable & tree-scan

- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively "simplified" ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.

Chordal  $k$ -colorable: greedy- $k$ -colorable & tree-scan


- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.



Chordal  $k$ -colorable: greedy- $k$ -colorable & tree-scan


- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan




- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan



- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Chordal $k$ -colorable: greedy- $k$ -colorable & tree-scan



- If register pressure  $\leq k$ , no spill is necessary. Here only 2 registers needed.
- Greedy- $k$ -colorable: all vertices can be successively “simplified” ( $d^o < k$ ).
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

# Outline

- 1 Code representations
  - Control-flow graph
  - Loop-nesting forest
  - Static single assignment
- 2 Out-of-SSA translation
  - Translation with copy insertions: pitfalls and solution
  - Improving code quality and ease of implementation
  - Fast implementation with reduced memory footprint
- 3 SSA properties and liveness
  - Dominance, liveness, interferences, and chordal graphs
  - Construction of liveness sets in reducible CFGs for strict SSA
  - Extensions to irreducible CFGs and for checking liveness

# Traditional fixed-point data-flow analysis

## Equations

$$\text{LiveIn}(B) = \text{PhiDefs}(B) \cup \text{UpwardExposed}(B) \cup (\text{LiveOut}(B) \setminus \text{Defs}(B))$$

$$\text{LiveOut}(B) = \bigcup_{S \in \text{succs}(B)} (\text{LiveIn}(S) \setminus \text{PhiDefs}(S)) \cup \text{PhiUses}(B)$$

- $\text{PhiDefs}(B)$ : variables defined by  $\phi$ -operations at entry of  $B$ .
- $\text{PhiUses}(B)$ : used by  $\phi$ -operations at a successor block of  $B$ .
- $\text{UpwardExposed}(B)$ : used in  $B$  but not defined earlier in  $B$ .

# Traditional fixed-point data-flow analysis

## Equations

$$\begin{aligned}\text{LiveIn}(B) &= \text{PhiDefs}(B) \cup \text{UpwardExposed}(B) \cup (\text{LiveOut}(B) \setminus \text{Defs}(B)) \\ \text{LiveOut}(B) &= \bigcup_{S \in \text{succs}(B)} (\text{LiveIn}(S) \setminus \text{PhiDefs}(S)) \cup \text{PhiUses}(B)\end{aligned}$$

- $\text{PhiDefs}(B)$ : variables defined by  $\phi$ -operations at entry of  $B$ .
- $\text{PhiUses}(B)$ : used by  $\phi$ -operations at a successor block of  $B$ .
- $\text{UpwardExposed}(B)$ : used in  $B$  but not defined earlier in  $B$ .

## Complexity

- $W$ : non-local variables (i.e., not fully in a block),  $P$ : program.
- $G = (V, E)$ : CFG with  $|V| - 1 \leq |E| \leq |V|^2$ .

$O(|P|) + O(|W|) \times$  number of iterations, i.e.,  $O(|E||W|)$  for  
worklist algorithms and  $O(|E|(d(G, T) + 3))$  for round robin.

$d(G, T)$ : max. number of back edges (for a DFS tree  $T$ ), in a cycle-free path of  $G$ .


# Exploiting loop structure

- $G = (V, E)$ : reducible CFG with strict SSA.
- $\mathcal{F}_{\mathcal{L}}(G)$ : DAG obtained by removing loop-edges.


Bad case for iterative data-flow analysis:

$a \leftarrow \dots$

$\dots \leftarrow a$



Control-flow graph



Loop-nesting forest

Principles to avoid iteration:

- Compute liveness information, traversing  $\mathcal{F}_{\mathcal{L}}(G)$  bottom-up.
- Refine liveness by exploiting loop structure.



# Key lemmas related to loop structure

## Lemma 1

*Let  $G$  be a reducible CFG,  $v$  an SSA variable, and  $d$  its definition. If  $L$  is a maximal loop not containing  $d$ , then  $v$  is live-in at the loop-header  $h$  of  $L$  iff there is a path in  $\mathcal{F}_{\mathcal{L}}(G)$ , not containing  $d$ , from  $h$  to a use of  $v$ .*

## Lemma 2

*Let  $G$  be a reducible CFG,  $v$  an SSA variable, and  $d$  its definition. Let  $p$  be a node of  $G$  such that all loops containing  $p$  also contain  $d$ . Then  $v$  is live-in at  $p$  iff there is a path in  $\mathcal{F}_{\mathcal{L}}(G)$ , from  $p$  to a use of  $v$ , not containing  $d$ .*

## Key lemmas related to loop structure (cont'd)

- Propagating liveness along  $\mathcal{F}_{\mathcal{L}}(G)$  can only mark live-in variables that are indeed live-in.
- If, after this propagation,  $v$  is missing at  $p$ ,  $p$  belongs to a loop that does not contain the definition of  $v$  (Lemma 2).
- If  $L$  is such a maximal loop,  $v$  is correctly marked as live-in at the header of  $L$  (Lemma 1).

### Lemma 3

*Consider  $L$  a loop and  $v$  an SSA variable. If  $v$  is live-in at the loop-header of  $L$ , it is live-in and live-out at every node in  $L$ .*

- Propagating inside loops is enough to patch the liveness sets.

# Partial liveness, with postorder traversal

---

**Algorithm 6:** DAG\_DFS(block  $B$ )

---

```
1 for each  $S \in \text{succs}(B)$  if  $(B, S)$  is not a loop-edge do
2   if  $S$  is unprocessed then
3     DAG_DFS( $S$ )
4 Live = PhiUses( $B$ ) /* used by  $\phi$ -functions in  $B$ 's successors */
5 for each  $S \in \text{succs}(B)$  if  $(B, S)$  is not a loop-edge do
6    $Live = Live \cup (\text{LiveIn}(S) \setminus \text{PhiDefs}(S))$ 
7  $LiveOut(B) = Live;$ 
8 for each program point  $p$  in  $B$ , backward do
9   remove variables defined at  $p$  from  $Live;$ 
10  add uses at  $p$  in  $Live$ 
11  $LiveIn(B) = Live \cup \text{PhiDefs}(B);$ 
12 mark  $B$  as processed
```

---

# Propagate live variables within loop bodies

---

**Algorithm 7:** LoopTree\_DFS(node  $N$  of the loop forest)

---

```
1 if  $N$  is a loop node then
2   Let  $B_N = \text{Block}(N)$  /* the loop-header of  $N$  */
3   Let  $\text{LiveLoop} = \text{LiveIn}(B_N) \setminus \text{PhiDefs}(B_N)$ ;
4   for each  $M \in \text{LoopTree\_children}(N)$  do
5     Let  $B_M = \text{Block}(M)$  /* loop-header or block */
6      $\text{LiveIn}(B_M) = \text{LiveIn}(B_M) \cup \text{LiveLoop}$ ;
7      $\text{LiveOut}(B_M) = \text{LiveOut}(B_M) \cup \text{LiveLoop}$ ;
8     LoopTree_DFS( $M$ )
```

---

---

**Algorithm 8:** Compute\_LiveSets\_SSA\_Reducible(CFG)


---

```
1 for each basic block  $B$  do
2   mark  $B$  as unprocessed
3 DAG_DFS( $R$ ) /*  $R$  is the CFG root node */
4 for each root node  $L$  of the loop-nesting forest do
5   LoopTree_DFS( $L$ )
```


---

## Transformation of an irreducible CFG into a reducible one

$$E' = E \setminus \text{LoopEdges}(L) \setminus \text{EntryEdges}(L) \cup \{(s, \delta_L) \mid s \in \text{PreEntries}(L)\} \\ \cup \{(s, \delta_L) \mid \exists (s, h) \in \text{LoopEdges}(L)\} \cup \{(\delta_L, h) \mid h \in \text{LoopHeaders}(L)\}$$



G: Irreducible

 $\Psi_L(G)$ : Reducible

## Key results to analyze liveness in irreducible CFGs

### Lemma 4

*If  $d$  dominates  $u$  in  $G$ ,  $d$  dominates  $u$  in  $\Psi_L(G)$ .*

### Theorem 5

*Let  $v$  be an SSA variable,  $G$  a CFG, transformed into  $\Psi_L(G)$  when considering a loop  $L$  of a loop forest of  $G$ . Then, for each node  $q$  of  $G$ ,  $v$  is live-in (resp. live-out) at  $q$  in  $G$  iff  $v$  is live-in (resp. live-out) at  $q$  in  $\Psi_L(G)$ .*

☛  $\text{HnCA}(B,S)$ : highest non common ancestor (in the loop forest) of  $B$  and  $S$ , i.e., highest ancestor of  $S$  that is not ancestor of  $B$ .

---


**Algorithm 9:** DAG\_DFS(block  $B$ ) /\* if loops have one header \*/

---


```
1 for each  $S \in \text{succs}(B)$  if  $(B, S)$  is not a loop-edge do
2   if  $S$  is unprocessed then
3      $T = \text{HnCA}(B, S);$ 
4     DAG_DFS( $T$ )
5  $\text{Live} = \text{PhiUses}(B)$  /* used by  $\phi$ -functions in  $B$ 's successors */
6 for each  $S \in \text{succs}(B)$  if  $(B, S)$  is not a loop-edge do
7    $T = \text{HnCA}(B, S);$ 
8    $\text{Live} = \text{Live} \cup (\text{LiveIn}(T) \setminus \text{PhiDefs}(T))$ 
9  $\text{LiveOut}(B) = \text{Live};$ 
10 for each program point  $p$  in  $B$ , backward do
11   remove variables defined at  $p$  from  $\text{Live};$ 
12   add uses at  $p$  in  $\text{Live}$ 
13  $\text{LiveIn}(B) = \text{Live} \cup \text{PhiDefs}(B);$ 
14 mark  $B$  as processed
```

# Experimental results

Speed-up w.r.t. iterative data-flow, unoptimized programs, bitsets.




Speed-up w.r.t. iterative data-flow, optimized programs, bitsets.





# Experimental results

Speed-up w.r.t iterative data-flow, for optimized programs, with bitsets.



Ratio of the different phases in the forest-based algorithm (forward & backward passes, computation of PhiUses & PhiDefs sets, initialization), bitsets, unoptimized & optimized programs.

