Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

Outline

Code representations

- Control-flow graph
- Loop-nesting forest
- Static single assignment

Out-of-SSA translation

- Translation with copy insertions: pitfalls and solution
- Improving code quality and ease of implementation
- Fast implementation with reduced memory footprint

SSA properties and liveness

- Dominance, liveness, interferences, and chordal graphs
- Construction of liveness sets in reducible CFGs for strict SSA
- Extensions to irreducible CFGs and for checking liveness

< ロ > < 同 > < 回 > < 回 >

Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

How to coalesce variables?

Two alternatives

- Use a working interference graph where, in case of coalescing, the corresponding nodes are merged. O(1) interference query.
- Manipulate congruence classes, i.e., sets of coalesced variables. Interferences must be tested between sets.

Chaitin, Sreedhar, Budimlić use congruence classes. Also useful to avoid interference graph. Naive algorithm: quadratic complexity.

- 4 同 ト 4 ヨ ト 4 ヨ ト

Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

How to coalesce variables?

Two alternatives

- Use a working interference graph where, in case of coalescing, the corresponding nodes are merged. O(1) interference query.
- Manipulate congruence classes, i.e., sets of coalesced variables. Interferences must be tested between sets.

Chaitin, Sreedhar, Budimlić use congruence classes. Also useful to avoid interference graph. Naive algorithm: quadratic complexity.

Key properties for linear-complexity live range intersection

- 2 variables intersect if one is live at the definition of the other.
- In this case, the first definition dominates the second one.
- Budimlić: a set contains 2 intersecting variables if it contains a variable that intersects its "parent dominating" variable.

ロト くぼト くさト

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- A - B - M

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- A - B - M

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- A 🗄 🕨

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- ∢ ≣ ▶

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- **→** → **→**

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- A 🗄 🕨

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- ∢ ≣ ▶

Fast interference test for a set of variables

- Scan dominator tree in a depth-first search.
- Check interference with "parent dominating" variable.





- A 🗄 🕨

Code representations Out-of-SSA translation SSA properties and liveness Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

Algorithm 2: Check intersection in a set of variables

Data: list sorted according to a pre-DFS order of the dominance tree **Output**: Returns TRUE if the list contains an interference dom \leftarrow empty_stack ; $i \leftarrow 0$; /* stack of the traversal */ while *i* < list.size() do 2 current \leftarrow list(*i*++); 3 other \leftarrow dom.top(); /* NULL if dom is empty */ 4 while (other \neq NULL) and dominate(other, current) = FALSE do 5 /* not the desired parent, remove */ dom.pop(); 6 other \leftarrow dom.top(); /* consider next one */ 7 parent \leftarrow other : 8 if (parent \neq NULL) and (intersect(current, parent) = TRUE) then 9 /* intersection detected */ return TRUE : /* otherwise, keep checking */ dom.push(current); 10

11 return FALSE ;

・ロン ・部 と ・ ヨ と ・ ヨ と …

Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

Linear interference test of two congruence classes

Generalization to interference test of two sets

 Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one
 Inear number of tests.

- 4 同 ト 4 ヨ ト 4 ヨ ト

Linear interference test of two congruence classes

Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one
 Inear number of tests.
- $1 \quad i_r \leftarrow 0 \ ; \ i_b \leftarrow 0 \ ;$
- 2 while ($i_r < \text{red.size}()$ and $i_b < \text{blue.size}()$) do
- 3 **[if** $blue(i_b) \prec red(i_r)$ then $current \leftarrow blue(i_b++)$ else $current \leftarrow red(i_r++)$
- 4 while($i_r < \text{red.size}()$ and $n_b > 0$) do current $\leftarrow \text{red}(i_r++) /* \text{still } n_b \text{ blue in stack } */$
- 5 while($i_b < \text{blue.size}()$ and $n_r > 0$) do current $\leftarrow \text{blue}(i_b + +) / \text{* still } n_r \text{ red in stack */}$

- 4 同 6 4 日 6 4 日 6

Linear interference test of two congruence classes

Generalization to interference test of two sets

- Emulate a stack-based DFS traversal of dominance tree, for two sorted sets instead of one
 Inear number of tests.
- No need to test intersection of variables in the same set.
- Take values into account for value-based interference: need links of "equal ancestors", which may increase complexity.
- Sort in linear time the resulting set, in case of coalescing.

- 4 同 6 4 日 6 4 日 6

Linear interference test of two congruence classes

Generalization to interference test of two sets

- No need to test intersection of variables in the same set.
- Take values into account for value-based interference: need links of "equal ancestors", which may increase complexity.
- Sort in linear time the resulting set, in case of coalescing.

Fewer intersection tests repossible now to use more expensive queries for intersection/liveness and to avoid interference graph:

- Budimlić intersection test, still using liveness sets.
- Fast liveness checking of Boissinot et al. (CGO'08).

伺 ト く ヨ ト く ヨ ト

Code representations Out-of-SSA translation Fast implementation with reduced memory footprint

Algorithm 3: interference(*a*, *b*) **Data**: A variable *a* and its parent *b* in the dominance tree **Output:** Returns TRUE if *a* interferes (i.e., intersects and has a different value) with an already-visited variable. Also, update equal_anc information /* a and b are assumed to not be equal to NULL 1 equal_anc_out(a) \leftarrow NULL; /* initialization */ 2 if a and b are in the same set then $b \leftarrow equal_anc_out(b);$ /* check/update in other set */ 4 if value(a) \neq value(b) then /* check with b and its equal intersecting **return** chain_intersect(*a*, *b*) ; ancestors in the other set */ 6 else update_equal_anc_out(a, b); /* update equal intersecting ancestor going up in the other set */ /* no interference */ return FALSE :

5

7

8

<ロ> <同> <同> < 同> < 同>

Code representations Out-of-SSA translation SA properties and liveness Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

Algorithm 4: update_equal_anc_out(*a*, *b*)

- $1 \ \mathsf{tmp} \gets \mathsf{b} \ ;$
- 2 while $(tmp \neq NULL)$ and (intersect(a, tmp) = FALSE) do
- 3 tmp ← equal_anc_in(tmp); /* follow the chain of equal intersecting ancestors in the other set */

4 equal_anc_out(a)
$$\leftarrow$$
 tmp ;

/* tmp intersects a or NULL */

< ロ > < 同 > < 回 > < 回 > .

Algorithm 5: chain_intersect(*a*, *b*)

Data: Variables a and b, different value, in different setsOutput: Returns TRUE if a intersects b or one of its equal intersecting ancestors in the same set

```
1 \ tmp \leftarrow b \ ;
```

- 2 while (tmp \neq NULL) and (intersect(a, tmp) = FALSE) do
- 3 tmp \leftarrow equal_anc_in(tmp) ; /* follow the chain of equal intersecting ancestors */
- 4 if tmp = NULL then return FALSE else return TRUE ;

Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

Speed-up for SPEC CINT2000: x2



Memory footprint reduction for SPEC CINT2000: x10

- Interference graph: half-size bit matrix.
- Liveness sets: enumerated sets. Does not count construction.
- Livenesss check: bit sets. Construction taken into account.

Data structures grow during virtualization. "Perfect memory" evaluated, with both enumerated/bit sets for liveness sets.



Max of memory footprint



Code representations Out-of-SSA translation SA properties and liveness Translation with copy insertions: pitfalls and solution Improving code quality and ease of implementation Fast implementation with reduced memory footprint

General framework

- Correctness clarified even for complex cases
- Two-phases solution, based on coalescing

Results

- Value-based interferences, for free, as good as Sreedhar III
- Fast algorithm: Speed-up x2, memory reduction x10.

Implementation

- No need to virtualize (at least for us)
- Simpler implementation

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Outline

Code representations

- Control-flow graph
- Loop-nesting forest
- Static single assignment

2 Out-of-SSA translation

- Translation with copy insertions: pitfalls and solution
- Improving code quality and ease of implementation
- Fast implementation with reduced memory footprint

SSA properties and liveness

- Dominance, liveness, interferences, and chordal graphs
- Construction of liveness sets in reducible CFGs for strict SSA
- Extensions to irreducible CFGs and for checking liveness

< ロ > < 同 > < 回 > < 回 >

Dominance, liveness, and interference

- A variable v is live(-in) at program point p if there is a path, not containing the definition of v, from q to a use of v.
- Each instruction ℓ, where v is live, is dominated by def(v) the definition point of v: def(v) ≥ ℓ.



▲ □ ▶ ▲ □ ▶ ▲ □ ▶

Dominance, liveness, and interference

- A variable v is live(-in) at program point p if there is a path, not containing the definition of v, from q to a use of v.
- Each instruction *l*, where *v* is live, is dominated by def(*v*) the definition point of *v*: def(v) ≥ *l*.



Proof: if ℓ is not dominated by def(v)

- there is a path from start to ℓ that does not visit def(v).
- v is live at l: there is a path from l to a use of v that does not visit def(v).
- Thus, there is a path from **start** to a use of v that does not visit def(v).

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

-

Dominance, liveness, and interference

- A variable v is live(-in) at program point p if there is a path, not containing the definition of v, from q to a use of v.
- Each instruction *l*, where *v* is live, is dominated by def(*v*) the definition point of *v*: def(v) ≥ *l*.



Proof: if ℓ is not dominated by def(v)

- there is a path from start to ℓ that does not visit def(v).
- v is live at l: there is a path from l to a use of v that does not visit def(v).
- Thus, there is a path from **start** to a use of v that does not visit def(v).

No: each use of v is dominated by def(v).

< ロ > < 同 > < 回 > < 回 >

Dominance, liveness, and interference

- Assume that v and w are both live at some instruction ℓ .
- Then, $def(v) \succeq \ell$ and $def(w) \succeq \ell$.
- Dominance = tree:
 - either $def(v) \succeq def(w)$ (and, in this case, v is live at def(w));
 - or $def(w) \succeq def(v)$ (and, in this case, w is live at def(v)).
 - ☞ interference can be directed according to dominance.

- 同 ト - ヨ ト - - ヨ ト

Dominance, liveness, and interference

- Assume that v and w are both live at some instruction ℓ .
- Then, $def(v) \succeq \ell$ and $def(w) \succeq \ell$.
- Dominance = tree:
 - either $def(v) \succeq def(w)$ (and, in this case, v is live at def(w));
 - or $def(w) \succeq def(v)$ (and, in this case, w is live at def(v)).
 - ☞ interference can be directed according to dominance.

Consequences

- Strictness implies two equivalent notions of interferences:
 - live ranges intersect;
 - one variable is live at the definition of the other.
- Assume no equality among intersecting variables: then, the interference graph of an SSA program is chordal/triangulated.

< ロ > < 同 > < 回 > < 回 >

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)



< 🗇 > < 🖃 >

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)



▲ □ ▶ ▲ □ ▶ ▲

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)

 Live ranges of variables can be represented as subtrees of the dominance tree
 intersection graph = chordal graph.



▲ □ ▶ ▲ □ ▶ ▲

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)



 Live ranges of variables can be represented as subtrees of the dominance tree
 intersection graph = chordal graph.

Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices u, v, w, such that:



Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)



 Live ranges of variables can be represented as subtrees of the dominance tree
 intersection graph = chordal graph.

Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices u, v, w, such that:



u and v are both live at def(w).

Alain Darte

Cours M2: Compilation avancée et optimisation de programmes

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Intersecting live ranges, subtrees of a tree



• Then, v is live at def(w)



 Live ranges of variables can be represented as subtrees of the dominance tree
 intersection graph = chordal graph.

Other proof: no chordless cycle

Consider a cycle in the interference graph. There must be three vertices u, v, w, such that:



u and v are both live at def(w). They thus interfere (chord).

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

SSA versus non-SSA interference graphs



• How can we create a 4-cycle {*a*, *c*, *d*, *e*}?

▲ 同 ▶ → 三 ▶

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

SSA versus non-SSA interference graphs



- How can we create a 4-cycle {*a*, *c*, *d*, *e*}?
- Redefine $a \implies SSA$ violated!

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

SSA versus non-SSA interference graphs

Program and live ranges



▲ 同 ▶ → 三 ▶

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

SSA versus non-SSA interference graphs

Program and live ranges



▲ 同 ▶ → 三 ▶

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

- 4 同 ト 4 ヨ ト 4 ヨ ト

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

▲ □ ▶ ▲ □ ▶ ▲ □ ▶

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

| 4 同 1 4 三 1 4 三 1

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

- 4 同 ト 4 ヨ ト 4 ヨ ト

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

- 4 同 6 4 日 6 4 日 6

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan



- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.

- 4 同 6 4 日 6 4 日 6

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

• If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.

- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Chordal k-colorable: greedy-k-colorable & tree-scan

- If register pressure $\leq k$, no spill is necessary. Here only 2 registers needed.
- Greedy-k-colorable: all vertices can be successively "simplified" $(d^{\circ} < k)$.
- A post order walk of the dominance tree gives such an elimination order.
- A pre order walk of the dominance tree directly yields a coloring sequence.
- No need to build the interference graph itself.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Outline

Code representations

- Control-flow graph
- Loop-nesting forest
- Static single assignment

2 Out-of-SSA translation

- Translation with copy insertions: pitfalls and solution
- Improving code quality and ease of implementation
- Fast implementation with reduced memory footprint

SSA properties and liveness

- Dominance, liveness, interferences, and chordal graphs
- Construction of liveness sets in reducible CFGs for strict SSA
- Extensions to irreducible CFGs and for checking liveness

< ロ > < 同 > < 回 > < 回 >

Traditional fixed-point data-flow analysis

Equations

- PhiDefs(B): variables defined by ϕ -operations at entry of B.
- PhiUses(B): used by ϕ -operations at a successor block of B.
- UpwardExposed(B): used in B but not defined earlier in B.

イロト イポト イヨト イヨト

Traditional fixed-point data-flow analysis

Equations

- PhiDefs(B): variables defined by ϕ -operations at entry of B.
- PhiUses(B): used by ϕ -operations at a successor block of B.
- UpwardExposed(B): used in B but not defined earlier in B.

Complexity

- W: non-local variables (i.e., not fully in a block), P: program.
- G = (V, E): CFG with $|V| 1 \le |E| \le |V|^2$.

 $O(|P|) + O(|W|) \times$ number of iterations, i.e., O(|E||W|) for worklist algorithms and O(|E|(d(G, T) + 3)) for round robin. d(G, T): max. number of back edges (for a DFS tree T), in a cycle-free path of G.

Exploiting loop structure

- G = (V, E): reducible CFG with strict SSA.
- $\mathcal{F}_{\mathcal{L}}(G)$: DAG obtained by removing loop-edges.

Bad case for iterative data-flow analysis:

Principles to avoid iteration:

- Compute liveness information, traversing $\mathcal{F}_{\mathcal{L}}(G)$ bottom-up.
- Refine liveness by exploiting loop structure.

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Key lemmas related to loop structure

Lemma 1

Let G be a reducible CFG, v an SSA variable, and d its definition. If L is a maximal loop not containing d, then v is live-in at the loop-header h of L iff there is a path in $\mathcal{F}_{\mathcal{L}}(G)$, not containing d, from h to a use of v.

Lemma 2

Let G be a reducible CFG, v an SSA variable, and d its definition. Let p be a node of G such that all loops containing p also contain d. Then v is live-in at p iff there is a path in $\mathcal{F}_{\mathcal{L}}(G)$, from p to a use of v, not containing d.

(日) (同) (三) (三)

Key lemmas related to loop structure (cont'd)

- Propagating liveness along $\mathcal{F}_{\mathcal{L}}(G)$ can only mark live-in variables that are indeed live-in.
- If, after this propagation, v is missing at p, p belongs to a loop that does not contain the definition of v (Lemma 2).
- If *L* is such a maximal loop, v is correctly marked as live-in at the header of *L* (Lemma 1).

Lemma 3

Consider L a loop and v an SSA variable. If v is live-in at the loop-header of L, it is live-in and live-out at every node in L.

Propagating inside loops is enough to patch the liveness sets.

イロト イポト イヨト イヨト

*/

Partial liveness, with postorder traversal

Algorithm 6: DAG_DFS(block B)

- 1 for each $S \in \text{succs}(B)$ if (B, S) is not a loop-edge do
- 2 **if** S is unprocessed **then** 3 $\Box DAG_DFS(S)$
- 4 Live = PhiUses(B) /* used by ϕ -functions in B's successors
- 5 for each $S \in \operatorname{succs}(B)$ if (B, S) is not a loop-edge do
- $\mathbf{6} \quad \bigsqcup \ \mathsf{Live} = \mathsf{Live} \cup (\mathrm{LiveIn}(S) \setminus \mathrm{PhiDefs}(S))$
- 7 LiveOut(B) = Live;
- 8 for each program point p in B, backward do
- **9** remove variables defined at *p* from *Live*;
- 10 add uses at *p* in *Live*
- 11 $\operatorname{LiveIn}(B) = \operatorname{Live} \cup \operatorname{PhiDefs}(B)$;
- 12 mark B as processed

*/

*/

Propagate live variables within loop bodies

Algorithm 7: LoopTree_DFS(node *N* of the loop forest)

- 1 if N is a loop node then
 - Let $B_N = Block(N) / *$ the loop-header of N
 - Let $LiveLoop = LiveIn(B_N) \setminus PhiDefs(B_N);$ for each $M \in LoopTree_children(N)$ do

 $LoopTree_DFS(M)$

- Let $B_M = Block(M) / * loop-header or block$
- $\operatorname{LiveIn}(B_M) = \operatorname{LiveIn}(B_M) \cup LiveLoop;$
 - $\operatorname{LiveOut}(B_M) = \operatorname{LiveOut}(B_M) \cup LiveLoop;$

6 7 8

2

3

4

5

Algorithm 8: Compute_LiveSets_SSA_Reducible(CFG)

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Transformation of an irreducible CFG into a reducible one

 $E' = E \setminus LoopEdges(L) \setminus EntryEdges(L) \cup \{(s, \delta_L) \mid s \in PreEntries(L)\} \\ \cup \{(s, \delta_L) \mid \exists (s, h) \in LoopEdges(L)\} \cup \{(\delta_L, h) \mid h \in LoopHeaders(L)\}$

4 3 b

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Key results to analyze liveness in irreducible CFGs

Lemma 4

If d dominates u in G, d dominates u in $\Psi_L(G)$.

Theorem 5

Let v be an SSA variable, G a CFG, transformed into $\Psi_L(G)$ when considering a loop L of a loop forest of G. Then, for each node q of G, v is live-in (resp. live-out) at q in G iff v is live-in (resp. live-out) at q in $\Psi_L(G)$.

• HnCA(B,S): highest non common ancestor (in the loop forest) of B and S, i.e., highest ancestor of S that is not ancestor of B.

イロト イポト イヨト イヨト

Algorithm 9: DAG_DFS(block *B*) /* if loops have one header */

1 for each $S \in \text{succs}(B)$ if (B, S) is not a loop-edge do

2 **if** *S* is unprocessed **then**

$$T = \text{HnCA}(B, S);$$

$$\Box$$
 DAG_DFS(T)

3 4

- 5 Live = PhiUses(B) /* used by ϕ -functions in B's successors
- 6 for each $S \in \operatorname{succs}(B)$ if (B,S) is not a loop-edge do

$$T = HnCA(B, S);$$

8
$$Live = Live \cup (LiveIn(T) \setminus PhiDefs(T))$$

- 9 LiveOut(B) = Live;
- 10 for each program point p in B, backward do
- 11 remove variables defined at *p* from *Live*;
- 12 add uses at *p* in *Live*
- 13 $\operatorname{LiveIn}(B) = \operatorname{Live} \cup \operatorname{PhiDefs}(B)$;
- 14 mark B as processed

Code representations SSA properties and liveness

Extensions to irreducible CFGs and for checking liveness

Experimental results

Speed-up w.r.t. iterative data-flow, unoptimized programs, bitsets.

Speed-up w.r.t. iterative data-flow, optimized programs, bitsets.

Cours M2: Compilation avancée et optimisation de programmes

Dominance, liveness, interferences, and chordal graphs Construction of liveness sets in reducible CFGs for strict SSA Extensions to irreducible CFGs and for checking liveness

Experimental results

Speed-up w.r.t iterative data-flow, for optimized programs, with bitsets.

Ratio of the different phases in the forest-based algorithm (forward & backward passes, computation of PhiUses & PhiDefs sets, initialization), bitsets, unoptimized & optimized programs.

Alain Darte

Cours M2: Compilation avancée et optimisation de programmes