Scalevisor: using hypervision to build a memory driver for NUMA machines M2 Internship Report

Nicolas Derumigny

ENS Lyon - Télécom SudParis - UVSQ

28th May 2019



N.D.







Introduction

 Both memory and computation are becoming more and more complex in HPC due to NUMA effect and specific x86 extensions



Introduction

- Both memory and computation are becoming more and more complex in HPC due to NUMA effect and specific x86 extensions
- \rightarrow Need for a CPU/Memory driver



Introduction

N.D.

- Both memory and computation are becoming more and more complex in HPC due to NUMA effect and specific x86 extensions
- \rightarrow Need for a CPU/Memory driver
 - The solution: Scalevisor, a NUMA-optimized hypervisor
 - Using virtualisation extensions...
 - ... to run a non-modified Linux kernel
 - under which threads and memory allocation are reorganised according to CPU-specific policies

Scalevisor



- 2 Background
 - A quick presentation of computer architecture

Scalevisor Modules

- Coherent boot of the APs
- CPUInfo Module
- PEBS Module

4 Microbench

- Principle
- A few hardships
- Results



N.D.



A quick presentation of computer architecture

Reminders about multicore systems





A quick presentation of computer architecture

Hypervision





Coherent boot of the APs CPUInfo Module PEBS Module

State of the implementation pre-internship

Coded in C++

N.D.

- No standard library (pre-booted execution) \rightarrow some limitations + partially recoded
- Migration from a partly-working implementation from an AMD server to an Intel one
- Only early adaptations are complete
- $\bullet~$ Ill-documented $\rightarrow~$ path to achieve a full-boot is not easy to divide
- $\bullet \rightarrow \mathsf{Development}$ of stand-alone modules for future use in the project

Scalevisor

Coherent boot of the APs CPUInfo Module PEBS Module

Coherent boot of the APs

- One core named BootStrap Processor boots first
- Has to wake up the others Application Processors
 - $\bullet \ \to$ By sending a specific sequence of signals

Was broken

N.D.

- Overwriting of an ACPI table (SRAT) \rightarrow misbehaviour
- Caused by an overflow of the page table the structure dedicated to the correspondence between virtual and hardware addresses



Coherent boot of the APs CPUInfo Module PEBS Module

CPUInfo Module

lssue:

- Several features available
- Extensions of the X86 ISA
- Same detection method
- Different enabling method
- Formerly disseminated throughout the code

Solution: the CPUInfo module

- Static C++ class entirely built at compile time
- Standardised detection
- Parsing of the CPUID assembly instruction
- Built-in API for the declaration of activator and deactivator

Scalevisor

Coherent boot of the APs CPUInfo Module PEBS Module

PEBS Module

N.D.

Precise Event-Based Sampling

- Intel's implementation of Instruction Based Sampling
- Configuration via dedicated registers
- Supplementary layer built over Performance Counters

Scalevisor

Solution: the PEBS Module

- Standardised high-level interface
- Automatic management of available counters
- C++ Iterator to browse the records

Principle A few hardships Results

• Scalevisor will be optimised for a specific CPU...



Principle A few hardships Results

- Scalevisor will be optimised for a specific CPU...
- ...so we need specific characteristics of this CPU...



Principle A few hardships Results

- Scalevisor will be optimised for a specific CPU...
- ...so we need specific characteristics of this CPU...
- ...that are not always disclosed by the vendor.



Principle A few hardships Results

- Scalevisor will be optimised for a specific CPU...
- ...so we need specific characteristics of this CPU...
- ...that are not always disclosed by the vendor.

Solution: Microbench, a NUMA memory latency measurement tool

Scalevisor

- Accurate *measures* in CPU cycles
- Target manycore systems
- Open Source

N.D.

- Output in CSV files or pretty tabular
- R toolchain to generate ggplot2 graphs

Principle A few hardships Results

$\bullet\,$ The system causes noises $\rightarrow\,$ using FIFO scheduler



Principle A few hardships Results

- $\bullet~\mbox{The system causes noises}$ $\rightarrow~\mbox{using FIFO scheduler}$
- $\bullet\,$ The data may not fit in the cache $\to\,$ Use a smaller array than the desired cache size + randomized accesses



Principle A few hardships Results

- $\bullet\,$ The system causes noises $\rightarrow\,$ using FIFO scheduler
- $\bullet\,$ The data may not fit in the cache $\to\,$ Use a smaller array than the desired cache size + randomized accesses
- The CPU changes its frequency and voltage \rightarrow deactivate Turbo + take several measurements, output the minimum or the medianfa + alternate the first core to be tested on the NUMA node



Principle A few hardships Results

Intel: Architecture



CHA – Caching and Home Agent ; SF – Snoop Filter; LLC – Last Level Cache ; Core – Skylake-SP Core; UPI – Intel® UltraPath Interconnect





12/26

Principle A few hardships Results

Intel: Latencies



Figure: Latencies of 32-bit loads on a quad-socket Intel Xeon Gold 6130 (4x16 cores @ 2.1 GHz) depending on the allocator and the loader

13/26

Principle A few hardships **Results**

AMD: Architecture



- X86 Out-of-Order Core
- Simultaneous Multi-Threading: sharing of compute units between two logical cores per physical core



Principle A few hardships Results

AMD: Architecture

	core	core			
	core	core			
CCX					

• Owns a memory controller



Principle A few hardships Results

AMD: Architecture

[
		core	core	core	core			
		core	core	core	core			
	ССХ		CCX					
	DIE							



Principle A few hardships Results

AMD: Architecture



N.D.

Scalevisor



Principle A few hardships Results

AMD: Architecture





Scalevisor



Principle A few hardships Results

AMD: Architecture





Principle A few hardships Results

AMD: Topology







Principle A few hardships Results

AMD: Latencies



Figure: Latencies of 32-bit loads on a dual-socket EPYC 7451 (2x24 cores @ 2.2 GHz) depending on the allocator and the loader





Principle A few hardships Results

AMD: Real topology

N.D.



Scalevisor

22/26

- An experience in a long-term project
- Research fully integrated in a team...
- ...But rather on stand-alone modules
- $\bullet \rightarrow \mathsf{Production}$ of a reusable microbenchmark tool





Still some time?

Exception subsystem in C++:





Still some time?

N.D.

Exception subsystem in C++:



Scalevisor

25/26

Still some time?

