



Chapter 8: Memory Management

- Background
- Swapping
- Contiguous Memory Allocation
- Paging
- Structure of the Page Table
- Segmentation
- Example: The Intel Pentium



Operating System Concepts – 7th Edition, Feb 22, 2005



Objectives

- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques, including paging and segmentation
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging



Operating System Concepts – 7th Edition, Feb 22, 2005

8.3





- Typical instruction/execution cycle
 - Fetches an instruction from memory
 - Decode
 - Operand fetched from memory
 - Result stored back in memory
- Memory units see **ONLY** a stream of memory addresses
 - Does not know
 - how they are generated (PC, indirection, indexing, literal adress...)
 - What they are for (data, instruction)
- Accordingly, we can ignore HOW a program generates a memory address
 - We are interested only in the sequence of memory addresses generated by the running program



Operating System Concepts – 7th Edition, Feb 22, 2005



Background (cont)

- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Register access in one CPU clock (or less)
- Main memory can take many cycles
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation
 - Each process has a separate memory space




Operating System Concepts – 7th Edition, Feb 22, 2005

8.5



Base and Limit Registers

A pair of base and limit registers define the logical address space



- Loaded only by the OS

 → special privilege instruction
- → Unrestricted access to the OS
- The CPU hardware compare EVERY address generated in user mode with the register



Operating System Concepts – 7th Edition, Feb 22, 2005




Binding of Instructions and Data to Memory

- Address binding of instructions and data to memory addresses can happen at three different stages
 - Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
 - Load time: Must generate relocatable code if memory location is not known at compile time
 - Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another. Need hardware support for address maps (e.g., base and limit registers)



Operating System Concepts – 7th Edition, Feb 22, 2005





Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit / loaded into the memory address-register
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme



Operating System Concepts - 7th Edition, Feb 22, 2005

20



Memory-Management Unit (MMU)

- Hardware device that maps virtual to physical address
- In MMU scheme, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
- The user program deals with logical addresses; it never sees the real physical addresses
 - Could set (a=346)/ inc (a++) / compute / compare...
 - But when use as an address *a → relocated relative to the base
 - Final location not know until the reference is made (exec time binding)




Operating System Concepts – 7th Edition, Feb 22, 2005

8.10

5



Dynamic relocation using a relocation register



- The user program deals with logical addresses; it never sees the real physical addresses
 - Could set (a=346)/ inc (a++) / compute / compare...
 - But when use as an address *a → relocated relative to the base
 - Final location not known until the reference is made (exec time binding)



8.11

Silborechatz Galvin and Gagne @2006



Dynamic Loading

- Entire program and all data must be in physical memory
 - Size of a process <= size physical memory
- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- Useful when large amounts of code are needed to handle infrequently occurring cases
- No special support from the operating system is required implemented through program design



Operating System Concepts – 7th Edition, Feb 22, 2005



Dynamic Linking

- Linking postponed until execution time
- Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system needed to check if routine is in processes' memory address
- Dynamic linking is particularly useful for libraries
- System also known as shared libraries



Operating System Concepts – 7th Edition, Feb 22, 2005

8.13



Swapping


- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed
- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
- System maintains a ready queue of ready-to-run processes which have memory images on disk



Operating System Concepts – 7th Edition, Feb 22, 2005



Schematic View of Swapping



- Context switch time pbm
- Process must be completely idle
 - Pending I/O
 - → never swap P with pending I/0
 - Execute I/O only into OS buffers

Operating System Concepts - 7th Edition, Feb 22, 2005

8.15







Contiguous Allocation

- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
 - Base register contains value of smallest physical address
 - Limit register contains range of logical addresses each logical address must be less than the limit register
 - MMU maps logical address dynamically



Operating System Concepts – 7th Edition, Feb 22, 2005







Dynamic Storage-Allocation Problem

How to satisfy a request of size *n* from a list of free holes

- **First-fit**: Allocate the *first* hole that is big enough
- **Best-fit**: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
- Worst-fit: Allocate the largest hole; must also search entire list
 - Produces the largest leftover hole


First-fit and best-fit better than worst-fit in terms of speed and storage utilization



Operating System Concepts – 7th Edition, Feb 22, 2005

Q 10

Fragmentation



- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- Reduce external fragmentation by compaction
 - Shuffle memory contents to place all free memory together in one large block
 - Compaction is possible only if relocation is dynamic, and is done at execution time
 - I/O problem
 - Latch job in memory while it is involved in I/O
 - Do I/O only into OS buffers



Operating System Concepts – 7th Edition, Feb 22, 2005



Paging

- Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
- Divide physical memory into fixed-sized blocks called frames (size is power of 2, between 512 bytes and 8,192 bytes)
- Divide logical memory into blocks of same size called pages
- Keep track of all free frames
- To run a program of size n pages, need to find n free frames and load program
- Set up a page table to translate logical to physical addresses
- Internal fragmentation




Operating System Concepts – 7th Edition, Feb 22, 2005

8.21






- Address generated by CPU is divided into:
 - Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit





• For given logical address space 2^m and page size 2ⁿ




Operating System Concepts – 7th Edition, Feb 22, 2005











Implementation of Page Table

- Page table is kept in main memory
- Page-table base register (PTBR) points to the page table
- Page-table length register (PRLR) indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)
- Some TLBs store address-space identifiers (ASIDs) in each TLB entry – uniquely identifies each process to provide address-space protection for that process




Operating System Concepts – 7th Edition, Feb 22, 2005

2 27

Associative Memory

Associative memory – parallel search




Address translation (p, d)

- If p is in associative register, get frame # out
- Otherwise get frame # from page table in memory



Operating System Concepts – 7th Edition, Feb 22, 2005





Effective Access Time

- Associative Lookup = ε time unit
- Assume memory cycle time is 1 microsecond
- Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Hit ratio = α
- Effective Access Time (EAT)

EAT =
$$(1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$

= $2 + \varepsilon - \alpha$



Operating System Concepts – 7th Edition, Feb 22, 2005



Memory Protection

- Memory protection implemented by associating protection bit with each frame
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
 - Problem with invalid address due to internal fragmentation
 - Page Table Length Register (PTLR)



Operating System Concepts - 7th Edition, Feb 22, 2005

2 21

Valid (v) or Invalid (i) Bit In A Page Table 0 page 0 00000 valid-invalid bit frame number page 0 page 1 page 1 page 2 1 3 5 page 2 page 3 6 page 4 page 3 6 0 i 10,468 page 5 8 page 4 12,287 page table page 5 page n Operating System Concepts – 7th Edition, Feb 22, 2005



Shared Pages

Shared code

- One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
- Shared code must appear in same location in the logical address space of all processes

Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space


Share memory

• Could be implemented with shared pages



Operating System Concepts – 7th Edition, Feb 22, 2005

0 33





Structure of the Page Table

- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables



Operating System Concepts – 7th Edition, Feb 22, 2005

2 2





Hierarchical Page Tables


- Large logical address space 2^32 to 2^64
 - \rightarrow large page table (page = 4k \rightarrow 1million entries (2^32/2^12)
 - →4MB for the table
- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
 - The page table is itself paged!




Operating System Concepts – 7th Edition, Feb 22, 2005












Hashed Page Tables

- Common in address spaces > 32 bits
- The virtual page number is hashed into a page table. This page table contains a chain of elements hashing to the same location.
- Virtual page numbers are compared in this chain searching for a match. If a match is found, the corresponding physical frame is extracted.



Operating System Concepts – 7th Edition, Feb 22, 2005

Ω //1





Inverted Page Table


- One associated page table per process → large amount
- One entry for each real page of memory
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to one or at most a few page-table entries





Operating System Concepts – 7th Edition, Feb 22, 2005


_ ._

Silberschatz, Galvin and Gagne ©2005











Segmentation Architecture

- Logical address consists of a two tuple:
 - <segment-number, offset>,
- Segment table maps two-dimensional physical addresses; each table entry has:
 - base contains the starting physical address where the segments reside in memory
 - **limit** specifies the length of the segment
- Segment-table base register (STBR) points to the segment table's location in memory
- Segment-table length register (STLR) indicates number of segments used by a program;

segment number s is legal if s < STLR



Operating System Concepts – 7th Edition, Feb 22, 2005




Segmentation Architecture (Cont.)


- Protection
 - With each entry in segment table associate:
 - validation bit = 0 ⇒ illegal segment
 - ▶ read/write/execute privileges
- Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- A segmentation example is shown in the following diagram
- → map two dimensional user-defined address into one dimensional physical address == segment table

Operating System Concepts – 7th Edition, Feb 22, 2005

8.49

perschatz, Galvin and Gagne ©2005







Example: The Intel Pentium

- Supports both segmentation and segmentation with paging
- CPU generates logical address
 - Given to segmentation unit
 - Which produces linear addresses
 - Linear address given to paging unit
 - Which generates physical address in main memory
 - > Paging units form equivalent of MMU



Operating System Concepts – 7th Edition, Feb 22, 2005

