

The background of the slide features a dark, abstract composition of numerous glowing, semi-transparent spheres in various colors (red, blue, green, yellow, purple). These spheres vary in size and intensity, creating a sense of depth and motion. In the center, there is a white sphere containing the word 'Bull' in a bold, black, sans-serif font.

Our Green Future

« Peur bleue » ou « vie en rose » ?


3 visions

Xavier VIGOUROUX

Responsable « Educ Research » for HPC in Bull



# Who am I




# Bull in Extreme Computing


Revenue  
Sustained global growth with a strong international focus



HPC experts  
The largest group of HPC experts in Europe



Revenue Split  
ROW vs France




1931 2011

# Experimentation

# Modelisation

# Simulation



# Top 500

top500.

m.

Linpack

Ax = b

Flops/s



2 566 Tflops/s

4 701 Tflops/s

186 368 cœurs Xeon +

7 168 accélérateurs

**4 040 kW**



10 051 Tflops/s

11 280 Tflops/s

705 024 cœurs sparc

**12 660 kW**



1 759 Tflops

2 331 Tflops

224 162 cœurs AMD

**7 000 kW**

# 3 petaflop-scale systems



## TERA 100

- 1.25 PetaFlops  
140 000+ Xeon cores
- 256 TB memory
- 30 PB disk storage
- 500 GB/s IO throughput
- 580 m<sup>2</sup> footprint

## CURIE

- 2 PetaFlops  
90 000+ Xeon cores
- 148 000 GPU cores
- 360 TB memory
- 10 PB disk storage
- 250 GB/s IO throughput
- 200 m<sup>2</sup> footprint

## IFERC

- 1,5 PetaFlops  
70 000+ Xeon cores
- 280 TB memory
- 15 PB disk storage
- 120 GB/s IO throughput
- 200 m<sup>2</sup> footprint



# 3 large GPU based systems



TERA 100

- GPU-based extension
- 198 bullx B505 accelerator blades
- 396 NVIDIA® Tesla™ M2090 GPU processors
- 202,752 GPU cores



CURIE

- GPU-based extension
- 144 bullx B505 accelerator blades
- 288 NVIDIA® Tesla™ M2090 GPU processors
- 147,456 GPU cores



BSC


- GPU-based system
- 126 bullx B505 accelerator blades
- 252 NVIDIA® Tesla™ M2090 GPU processors
- 129,024 GPU cores




Rank	Site	Country	Year	Rmax	Rpeak	Effeciency (%)
9	Commissariat a l'Energie Atomique (CEA)	France	2010	1050000	1254550	83,70%
27	Bull	France	2011		1,36 Pflops	
28	International Fusion Energy Research Centre (IFERC), EU(F4E) - Japan Broader Approach collaboration	Japan	2011		1,13 Pflops	
36	Forschungszentrum Juelich (FZJ)	Germany	2009	274800	308282,88	89,14%
47	Universitaet Aachen/RWTH	Germany	2011	219838	270538	81,26%
75	Commissariat a l'Energie Atomique (CEA)	France	2011	154000	274560	56,09%
93	Atomic Weapons Establishment	United Kingdom	2010	124600	145152	85,84%
102	Tres Grand Centre de calcul du CEA	France	2011	109900	198161,6	55,46%
106	Commissariat a l'Energie Atomique (CEA)/CCRT	France	2010	108500	129998	83,46%
110	Bull	France	2011	106998	124416	86,00%
114	Barcelona Supercomputing Center	Spain	2011	103200	182881,44	56,43%
148	Bull	France	2010	87470	104602	83,62%
149	Commissariat a l'Energie Atomique (CEA)	France	2010	87470	104417	83,77%
154	University of Cologne, Regional Computing Centre	Germany	2010	85900	100171	85,75%
459	Commissariat a l'Energie Atomique (CEA)	France	2006	52840	63795,2	82,83%

#1 →

# Bull #5 – x86 world wide




# Bull #1 – x86 in Europe






## Performance Development



# 10<sup>18</sup>






## Potential System Architecture

Systems	2009	2018	Difference Today & 2018
System peak	2 Pflop/s	1 Eflop/s	$O(1000)$
Power	6 MW	~20 MW (goal)	
System memory	0.3 PB	32 - 64 PB	$O(100)$
Node performance	125 GF	1,2 or 15TF	$O(10) - O(100)$
Node memory BW	25 GB/s	2 - 4TB/s	$O(100)$
Node concurrency	12	$O(1k)$ or 10k	$O(100) - O(1000)$
Total Node Interconnect BW	3.5 GB/s	200-400GB/s (1:4 or 1:8 from memory BW)	$O(100)$
System size (nodes)	18,700	$O(100,000)$ or $O(1M)$	$O(10) - O(100)$
Total concurrency	225,000	$O(billion)$ [ $O(10)$ to $O(100)$ for latency hiding]	$O(10,000)$
Storage	15 PB	500-1000 PB (>10x system memory is min)	$O(10) - O(100)$
IO	0.2 TB	60 TB/s	$O(100)$
MTTI	days	$O(1 day)$	- $O(10)$



Vision 1  
More flop

# Decomposition



Considering Peak performance  
Considering Compute nodes consumption

## **Flop/s/W**

x56 kei (sparc)

x43 tianhe (GPU)

x150 Jaguar (AMD)

Where will we find this factor ?



# Get more flops with Vectorization

64b

Non vect

Vect

128b

Non vect

Vect

256b  
(SSE4)

Non vect

Vect


512b  
(AVX)

Non vect

Vect

Few %

# Get more flops with ILP





## Get more flops with CPU freq

- More GHz, more flops...much More Watt
  - Less GHz, less flops ... less watt
- 
- CPU should be adjustable according to program needs : Why being fast to wait for others.



# Get more flops with more slower cores



"A fairly obvious conclusion which can be drawn is that the effort expended on achieving high parallel processing rates is wasted unless it is accompanied by achievements in sequential processing rates of very nearly the same magnitude."

Gene M. Amdahl – 1967

Currently, the broader computing community is in consensus that we are in "the multicore era." Consensus is often dangerous, however. Given the low performance returns assuming conservative (and to some degree ITRS) scaling, adding more cores will not provide sufficient benefit to justify continued process scaling. If multicore scaling ceases to be the primary driver of performance gains at 16nm (in 2014) the "multicore era" will have lasted a mere nine years, a short-lived attempt to defeat the inexorable consequences of Dennard scaling's failure




Figure 1: Overview of the models and the methodology

Table 2: Scaling factors for ITRS and Conservative projections.

	Tech Node (nm)	Frequency Scaling Factor (45nm)	Vdd Scaling Factor (45nm)	Capacitance Scaling Factor (45nm)	Power Scaling Factor (45nm)
ITRS	45*	1.00	1.00	1.00	1.00
ITRS	32*	1.09	0.93	0.7	0.66
ITRS	22*	2.38	0.84	0.33	0.54
ITRS	16*	3.21	0.75	0.21	0.38
ITRS	11†	4.17	0.68	0.13	0.25
ITRS	8†	3.85	0.62	0.08	0.12

31% frequency increase and 35% power reduction per node

	Tech Node (nm)	Frequency Scaling Factor (45nm)	Vdd Scaling Factor (45nm)	Capacitance Scaling Factor (45nm)	Power Scaling Factor (45nm)
Conservative	45	1.00	1.00	1.00	1.00
Conservative	32	1.10	0.93	0.75	0.71
Conservative	22	1.19	0.88	0.56	0.52
Conservative	16	1.25	0.86	0.42	0.39
Conservative	11	1.30	0.84	0.32	0.29
Conservative	8	1.34	0.84	0.24	0.22

6% frequency increase and 23% power reduction per node

\*: Extended Planar Bulk Transistors, †:Multi-Gate Transistors

# Manage the memory hierarchy

- Caches
- More Caches (non volatile ?)
- Local memory
- More local memories (non volatile)
- Same node memory
- Remote node memory
- Fast Storage SSD
- Fast Storage HDDs
- Permanent Disks Storage (HDDs)
- ... tapes ...



# « Free lunch is over » (2005)

## The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software

Home      Blog      Talks      Books & Articles      Training & Consulting

On the  
blog



November 4: Other Concurrency Sessions at PDC  
November 3: PDC05 Tutorial & Panel

October 26: Hours on Testing  
October 23: Deprecating export Considered for ISO C++0x

### The Free Lunch Is Over

A Fundamental Turn Toward Concurrency in Software

By Herb Sutter

The biggest sea change in software development since the OO revolution is knocking at the door, and its name is Concurrency.

*This article appeared in [Dr. Dobb's Journal](#), 30(3), March 2005. A much briefer version under the title "The Concurrency Revolution" appeared in [C/C++ Users Journal](#), 23(2), February 2005.*

**Update note:** The CPU trends graph last updated August 2009 to include current data and show the trend continues as predicted. The rest of this article including all text is still original as first posted here in December 2004.

Your free lunch will soon be over. What can you do about it? What are you doing about it?

The major processor manufacturers and architectures, from Intel and AMD to Sparc and PowerPC, have run out of room with most of their traditional approaches to boosting CPU performance. Instead of driving clock speeds and straight-line instruction throughput ever higher, they are instead turning *en masse* to hyperthreading and multicore architectures. Both of these features are already available on chips today; in particular, multicore is available on current PowerPC and Sparc IV processors, and is coming in 2005 from Intel and AMD. Indeed, the big theme of the 2004 In-Stat/MDR Fall Processor Forum was multicore devices, as many companies showed new or updated multicore processors. Looking back, it's not much of a stretch to call 2004 the year of multicore.

And that puts us at a fundamental turning point in software development, at least for the next few years and for applications targeting general-purpose

vi main.c




Parallélisme inter-nœud  
(mémoire distribuée)



Parallélisme intra-nœud  
(mémoire partagée)

Parallélisme au niveau instruction



# ARM®

SEVENTH FRAMEWORK PROGRAMME  
THEME ICT-2009.9.13  
Exa-scale computing, software and simulation



Proposal acronym:	Mont-Blanc <sup>1</sup>
Proposal full title:	Mont-Blanc: European scalable and power efficient HPC platform based on low-power embedded technology

Type of funding scheme: Large-scale integrating project (IP)

Work programme topic addressed: ICT-2011.9.13: Exa-scale computing, software and simulation

Name of the coordinating person:

- Alex Ramirez (Technical Manager)
- Guadalupe Moreno (Project Manager)

List of participants:

Participant no.	Participant organisation name	Part. short name	Country
1	Barcelona Supercomputing Center	BSC	Spain
2	Bull SAS	Bull	France
3	ARM Limited	ARM	UK
4	Qnoddal Ltd.	Qnoddal	UK
5	Forschungszentrum Jülich GmbH	JUELICH	Germany
6	Leibniz Rechenzentrum der Bayerischen Akademie der Wissenschaften	BADW-LRZ	Germany
7	Grand Equipement National de Calcul Intensif	GENCI	France
8	Consorzio Interuniversitario CINECA	CINECA	Italy

<sup>1</sup> Mont-Blanc, meaning "White Mountain", rises 4,810.45 m (15,782 ft) above sea level, and is the highest mountain in the European Union.


# GPU throughput cores




512 coeurs à 2,1 GHz (1 flop/cycle)









vi main.c


# Vision 2

## Less watt

Considering peak performance  
Considering Data Center Cost  
~~Compute nodes consumption~~

What can we optimize ?

# Decomposition





# Get more flops with optimized load




- HPC machine are heavily used,
- Batch scheduler are efficient
- Shutdown/Restart brings small gains even with NVRAM


But,

- Fault tolerance may become an issue and waste energy


## HPC system budget breakdown example (academics)



# Compute nodes



# Get less Watt per concentrating



- Power consumption can be split in two parts:
  - 2/3 are **dynamic** (when gates are changing their states) and

$$P_{\text{switching}} = \text{Capacitance} \cdot \text{Voltage}^2 \cdot \text{frequency}$$

- 1/3 is **static** due to leaks

$$P_{\text{stand-by}} = I_{\text{leak}} \cdot \text{Voltage}$$

- Voltage has to be high with high frequency (to have clear rising edges)

#### Sources





<http://en.wikipedia.org/wiki/CMOS>

[http://en.wikipedia.org/wiki/Dynamic\\_frequency\\_scaling](http://en.wikipedia.org/wiki/Dynamic_frequency_scaling) Bull Extreme Computing - ©2011

« Low voltage, low power VLSI subsystems », Kiat Seng Yeo, Kaushik Roy


# Get less watt with Memory

- Memory is becoming resistive
- Several technologies : PCRAM, memristor (2008)
- High density, very good cyclability
- Side effect,
  - memory becomes non-volatile.
  - Shutdown becomes more efficient (in time and power)




<http://agigatech.com/blog/pcm-phase-change-memory-basics-and-technology-advances/>  
<http://julie.grollier.free.fr/memristors.htm>

# Get less watt with Transistor innovation



+2


- faster (+37%)
- Much less leak
- Lower Voltage
- 50% less power consumption



Carbon Nanotubes

# Get more perf Stacking and photonic

- Higher Bandwidth,
- Lower latency
- Efficient data Moving
- More performance




# Get less watt with balancing




- 15% of the energy is lost in UPS
- Power supply unit has an efficiency depending on the power
- Many transformations ([1] is great)


Efficiency (240V)



Efficiency (240V)



# Get less watt with balancing





# Get less watt by removing UPS

15%





- power consumption for each rack and the whole cluster, with GUI
- action launched when power consumption reaches warning/critical threshold (default action is log + mail only, power capping possible).
  - log + mail when N temperature upper non critical alerts (WARNING) from distinct hosts are catched by the powerManager in less than P seconds (N=3, P=5 by default).
  - log + mail when N temperature upper critical alerts (CRITICAL) are catched by the powerManager in less than P seconds (N=1, P=1 by default).
  - a mail is sent when the consolidated value of a rack reaches a customizable threshold (default is 50 °C).
- All is configurable

- Data center has an overall Energy Budget
- Energy is spread over components (compute, UPS, cooling, ...)
- The power capping must ensure the consumption is always less than the budget.
- The power capping must ensure the service is as high as possible.
- Winter: less cooling, more compute power
- Summer: more cooling, less compute power.

# Froid



# Less watt with better cooling



- "Pollution, we concentrated it or spread it"
- We spread it, melt it for a long time.
  
- However, we can have
  - Larger fans
  - Managed fans



# Less watt with water cooling



- $T^\circ$  air front ==  $T^\circ$  air back
- 40 kW can be absorbed instead of 12kW (air)
- Many, many, sensors...  $T^\circ$  air,  $T^\circ$  inlet,  $T^\circ$  outlet, pressure, speed, ... can be used for « event correlator ».
- Gain depends of the context



# Less € with Direct liquid cooling

30%


- Water has closed as possible to the heat source
- Water can be hotter (as delta T is key)
- Room can be hotter (remove CRAC)
- But, maintainability is key !vNo change in maintenance process
  - CPU can be changed,
  - DIMM can be changed
  - Blades can be removed



# Vision 3

# Less Impact

# Decomposition



Considering Real ~~peak~~ performance

Considering power production


~~Compute nodes consumption~~

What can we optimize ?

# Temperature Anomalies November 2011

(with respect to a 1971-2000 base period)


National Climatic Data Center/NESDIS/NOAA



# November Land & Ocean Surface Mean Temp Anomalies


NCDC/NESDIS/NOAA

Analysis is based upon Smith et al. (2008) methodology.



Generation

## Prix de l'électricité pour l'industrie €/kWh



- Cost of Energy in France is lower in 2010 than 1995 (in constant Euro) But, increase in the last two years is higher than inflation
- Prediction: +30% in 2016 (for end user)
  
- Nuclear:
  - Cost of Maintenance
  - Cost of security
  
- Renewable
  - Cost of dismantling
  - Cost of new plant
  - Need complementary energy (wind may vary), production must be equal to consumption.



## Nuclear plant efficiency

today

EPR

coal

33%

36%

40%

No cogeneration in France

Transport & Transformation

$$P_{\text{joule}} = R I^2 = R \cdot P_{\text{elec}}^2 / 3U^2$$

- Leaks during transportation is weak, because U is huge
  - in France 12TWh (2,5%) is lost here
- Leaks during distribution, in 2005, in France,
  - 18TWh (5,3%) are lost by distribution
    - 2/3 is technical ( $P_{\text{joule}}$ )
    - 1/3 is non technical ☺

[http://fr.wikipedia.org/wiki/R%C3%A9seau\\_%C3%A9lectrique](http://fr.wikipedia.org/wiki/R%C3%A9seau_%C3%A9lectrique)

Jean-Michel Tesseron, « Les pertes des réseaux électriques: estimations et achats », dans ACTU SEE, Société de l'Electricité, de l'Electronique et des Technologies de l'Information et de la Communication, décembre 2006

<http://www.rte-france.com/fr/developpement-durable/les-engagements/indicateurs/volet-%C3%A9conomique-2/pertes-electriques-du-reseau>

## One solution: decentralized production


Enfin, il y a une solution radicale au traitement des pertes, c'est la production décentralisée. L'un des avantages de l'éolien, du photovoltaïque ou de la petite hydraulique par exemple est d'être produits sur les lieux de consommation réduisant à zéro la longueur des lignes d'acheminement et donc les pertes créées par celles-ci.



CCHP

80%

- One engine produces:
  - Electricity
  - Cold water
  - Hot water
  
- Efficient
- Local



chiller



# Less € with Direct liquid cooling

A lot

- Water has closed as possible to the heat source
  - Water can be hotter (as delta T is key)
  - But, maintainability is key !
- 
- Hot watter can be reused
  - I hate free cooling



# Conclusion

# Les contraintes font la créativité


"Constraints Feed Imagination"  
George Perec, OULIPO, 1969  
(1936 – 1982)



La disparition  
315p - 1969



Les revenentes  
1972



# Jacques MONOD


1965: prix nobel de médecine





1910 - 1976



1970



# C'est pas la première extinction





<http://www.bull.com/fr/emploi/recrutement/stages.php>

Xavier.vigouroux@bull.net