Liveness Analysis in Explicitly-Parallel Programs

Alain Darte

With Alexandre Isoard, Paul Feautrier, Tomofumi Yuki

- Lattice-Based Memory Allocation.
 Polyhedral interferences, admissible lattices
- SSI Properties revisited. From SSA to SSI: intervals
- Exact & Approximated Data-Reuse Opt. for Tiling with Parametric Sizes.
 Pipelining, complex interf.
- Static Analysis of OpenStream Programs.
 More parallel specifications, deadlocks, polynomials
- Liveness Analysis in Explicitly-Parallel Programs.
 Generalization of interferences
- Extended Lattice-Based Memory Allocation. Generalization of memory mapping, union of polyhedra

Meeting in Discrete Structures 1, LIP Villemanzy, December 17, 2015.

Parallel languages, runtime execution, and static analysis

Solution(s) for high-level parallel programming?

- Static or dynamic?
- Language constructs or libraries?
- Expressiveness: deterministic (no data races) or deadlock-free?
- How to represent communications and memories? Concurrency?
- Can static optimization help runtime optimizations? Worst-case, buffer sizes, granularity opt., mapping, locality, ...

Parallel languages, runtime execution, and static analysis

Solution(s) for high-level parallel programming?

- Static or dynamic?
- Language constructs or libraries?
- Expressiveness: deterministic (no data races) or deadlock-free?
- How to represent communications and memories? Concurrency?
- Can static optimization help runtime optimizations? Worst-case, buffer sizes, granularity opt., mapping, locality, ...

Many approaches:

- "Lower"-level: MPI, OpenCL, Lime, ...
- Runtime-based: Kaapi, StarPU (with task dep. as in OpenMP 4.0).
- (A)PGAS languages: Co-Array Fortran, UPC, Chapel, X10, ...
- "Dataflow" languages: KPN, SDF, CSDF, SigmaC, OpenStream, ...
- Automatic compilation schemes.

- Polyhedral representations, Presburger formulas, integer sets.
- Linear programming, Farkas lemma, polynomial generalizations.
- Graph structures: chordal graphs, interval graphs, comparability graphs, serie-parallel graphs.
- Integer lattices, basis reduction, Hermite/Smith forms.
- NP-completeness, undecidability, Hilbert's 10th problem.

• Dependence analysis, liveness analysis, deadlock detection, while loop termination, upper/lower bounds for time & memory, scheduling, etc.

Outline



Polyhedral representation examples

- Compilation for GPU, with shared-memory optimization
- Tiling with automatic double-buffering, transfers and buffer sizes

2 Exploring different forms of parallelism

- Analysis of a X10 subset
- Analysis of an OpenStream subset

Liveness analysis

- Chordal and interval graphs for SSA and SSI
- Comparability graphs for partial orders

4 Lattice-based memory allocation

- Polyhedral conflicts
- Conflicts as union of polyhedra

Multi-dimensional affine representation of loops and arrays

Matrix Multiply





Polyhedral Description

Omega/ISCC syntax

```
Domain := [n]->{S[i][j]: 0<=i,j<n; T[i][j][k]: 0<=i,j,k<n};
```

Read := [n]->{T[i][j][k]->A[i][k]; T[i][j][k]->B[k][j]; T[i][j][k]->C[i][j]};

Write := [n]->{S[i][j]->C[i][j]; T[i][j][k]->C[i][j]};

Order := [n]->{S[i][j]->[i][j][0]; T[i][j][k]->[i][j][1][k]};

PPCG code for CPU+GPU: GPU part

```
__global__ void kernel0(float *A, float *B, float *C, int n) /* n=12288 */
Ł
   int b0 = blockIdx.y, b1 = blockIdx.x; /* Grid: 192x192 blocks, each with 32x32 threads */
   int t0 = threadIdx.y, t1 = threadIdx.x; /* Loops: 384x384x768 tiles, each with 32x32x16 points */
   __shared__ float shared_A[32][16]; /* Thus 1 block = 2x2x768 tiles, 1 thread = 1x1x16 points */
   __shared__ float shared_B[16][32];
   float private C[1][1]:
   for (int g1 = 32 * b0; g1 <= 12256; g1 += 6144) /* 6144 = 32 (tile size) x 192 (number of blocks) */
     for (int g3 = 32 * b1; g3 <= 12256; g3 += 6144) { /* 32 is the tile size */
       private_C[0][0] = C[(t0 + g1) * 12288 + (t1 + g3)];
       for (int g9 = 0; g9 <= 12272; g9 += 16) { /* 16 consecutive points along k in a thread */
         if (t0 <= 15) /* 32x32 threads, only 16x32 do the transfer */
          shared B[t0][t1] = B[(t0 + g9) * 12288 + (t1 + g3)];
        if (t1 <= 15) /* 32 threads, only 32x16 do the transfer */
          shared_A[t0][t1] = A[(t0 + g1) * 12288 + (t1 + g9)];
         svncthreads();
        for (int c4 = 0; c4 <= 15; c4 += 1) /* compute the 16 consecutive points along k */
          private_C[0][0] += (shared_A[t0][c4] * shared_B[c4][t1]);
        __syncthreads();
       C[(t0 + g1) * 12288 + (t1 + g3)] = private_C[0][0];
      __syncthreads();
     ι
}
```

PPCG code for CPU+GPU: Verdoolaege, Cohen, etc.

PPCG code for CPU+GPU: GPU part (Volkov-like)

Ł

```
__global__ void kernel0(float *A, float *B, float *C, int n) /* n=12288 */
   int b0 = blockIdx.v. b1 = blockIdx.x: /* Grid: 192x192 blocks, each with 16x16 threads */
   int t0 = threadIdx.y, t1 = threadIdx.x; /* Loops: 384x384x768 tiles, each with 32x32x16 points */
   __shared__ float shared_A[32][16]; /* Thus 1 block = 2x2x768 tiles, 1 thread = 2x2x16 points */
   __shared__ float shared_B[16][32];
   float private_C[2][2];
   for (int g1 = 32 * b0; g1 <= 12256; g1 += 6144) /* 6144 = 32 (tile size) x 192 (number of blocks) */
    for (int g3 = 32 * b1; g3 <= 12256; g3 += 6144) { /* 32 is the tile size */
      private_C[0][0] = C[(t0 + g1) * 12288 + (t1 + g3)]; /* 2x2 points unrolled for register usage */
      private_C[0][1] = C[(t0 + g1) * 12288 + (t1 + g3 + 16)];
      private_C[1][0] = C[(t0 + g1 + 16) * 12288 + (t1 + g3)];
      private_C[1][1] = C[(t0 + g1 + 16) * 12288 + (t1 + g3 + 16)];
      for (int g9 = 0; g9 <= 12272; g9 += 16) { /* 16 consecutive points along k in a thread */
        for (int c1 = t1; c1 <= 31; c1 += 16) /* 16x32 to bring with 16x16 threads */
          shared_B[t0][c1] = B[(t0 + g9) * 12288 + (g3 + c1)];
        for (int c0 = t0; c0 <= 31; c0 += 16) /* 32x16 to bring with 16x16 threads */
          shared A[c0][t1] = A[(g1 + c0) * 12288 + (t1 + g9)];
        svncthreads();
        for (int c2 = 0; c2 <= 15; c2 += 1) { /* unrolled for register usage */
          private_C[0][0] += (shared_A[t0][c2] * shared_B[c2][t1]);
          private C[0][1] += (shared A[t0][c2] * shared B[c2][t1 + 16]);
          private_C[1][0] += (shared_A[t0 + 16][c2] * shared_B[c2][t1]);
          private_C[1][1] += (shared_A[t0 + 16][c2] * shared_B[c2][t1 + 16]);
        3
        __syncthreads();
                                                                      PPCG code for CPU+GPU:
      ŀ
                                                                      GPU part with ILP (Volkov)
      C[(t0 + g1) * 12288 + (t1 + g3)] = private C[0][0]:
      C[(t0 + g1) * 12288 + (t1 + g3 + 16)] = private C[0][1]:
      C[(t0 + g1 + 16) * 12288 + (t1 + g3)] = private_C[1][0];
      C[(t0 + g1 + 16) * 12288 + (t1 + g3 + 16)] = private_C[1][1];
                                                                    -
      __syncthreads();
                                                                                                     6/23
     3
```



```
int i,j;
for(i = 0; i < n; i++) {
    for(j = 0; j < n; j++) {
        C[i+j] = C[i+j] + A[i]*B[j];
    }
}
Sets Load<sub>A</sub>, Load<sub>B</sub>, Load<sub>C</sub>, Store<sub>C</sub>?
```

◆□ → < 置 → < 置 → < 置 → < 置 → < 置 → ○ Q (?) 7/23



Load_A = { $m \mid 0 \le m \le n-1, J \le m \le J+b-1$ } • size 2b, when $n \ge 2b+1$: at least 2 tiles available. • size n when $n \le 2b$: less than 2 tiles.



Load_A = { $m \mid 0 \le m \le n-1, J \le m \le J+b-1$ } • size 2b, when $n \ge 2b+1$: at least 2 tiles available. • size n when $n \le 2b$: less than 2 tiles. Load_B = { $m \mid J = 0, 0 \le m \le n-1, n-l-b \le m \le n-l-1$ } • size b when $n \ge b$: 1 full tile. • size n when $n \le b-1$: 1 partial tile.



Load_A = { $m \mid 0 \le m \le n-1, J \le m \le J+b-1$ } • size 2b, when $n \ge 2b+1$: at least 2 tiles available. • size n when $n \le 2b$: less than 2 tiles. Load_B = { $m \mid J = 0, 0 \le m \le n-1, n-l-b \le m \le n-l-1$ } • size b when $n \ge b$: 1 full tile. • size n when $n \le b-1$: 1 partial tile. Load_C = { $m \mid 0 \le m, n-l-b \le m \le n-1-l, J=0$ } $\cup \{m \mid \max(1, J) \le m+l-n+1 \le \min(n-1, J+b-1)\}$ • size 3b-1 = (2b-1) + b when $n \ge 2b+1$: 2 full tiles. • size b+n-1 = (2b-1) + (n-b) when $b \le n \le 2b$: 1 full tile, 1 partial tile. • size 2n-1 when $n \le b-1$: 1 partial tile.

Outline

Polyhedral representation examples

- Compilation for GPU, with shared-memory optimization
- Tiling with automatic double-buffering, transfers and buffer sizes

2 Exploring different forms of parallelism

- Analysis of a X10 subset
- Analysis of an OpenStream subset

Liveness analysis

- Chordal and interval graphs for SSA and SSI
- Comparability graphs for partial orders

4 Lattice-based memory allocation

- Polyhedral conflicts
- Conflicts as union of polyhedra

Sequential and parallel loops

```
for(i=0; i<n; i++) {
    for(j=0; j<n; j++) {
    S: ...
    T: ...
    }
}</pre>
```

- Total order \prec defined by a sequential schedule σ and lexicographic order.
- $\sigma(S(i,j)) = (i,j,0), \ \sigma(T(i,j)) = (i,j,1).$
- $O \prec O'$ iff $\sigma(O) <_{\mathsf{lex}} \sigma(O')$.
- $S(i,j) \prec T(i',j')$ iff i < i' or $(i = i' \text{ and } j \le j')$.

Sequential and parallel loops

```
for(i=0; i<n; i++) {
   for(j=0; j<n; j++) {
   S: ...
   T: ...
   }
}</pre>
```

- Total order \prec defined by a sequential schedule σ and lexicographic order.
- $\sigma(S(i,j)) = (i,j,0), \ \sigma(T(i,j)) = (i,j,1).$
- $O \prec O'$ iff $\sigma(O) <_{\text{lex}} \sigma(O')$.
- $S(i,j) \prec T(i',j')$ iff i < i' or $(i = i' \text{ and } j \le j')$.

```
for(i=0; i<n; i++) {
   forpar(j=0; j<n; j++) {
   S: ...
   T: ...
   }
}</pre>
```

- Partial order ≺, some form of lexicographic order.
- $S(i,j) \prec T(i',j')$ iff i < i' or (i = i' and j = j').

Sequential and parallel loops

```
for(i=0; i<n; i++) {
   for(j=0; j<n; j++) {
   S: ...
   T: ...
   }
}</pre>
```

for(i=0; i<n; i++) {</pre>

 Total order ≺ defined by a sequential schedule σ and lexicographic order.

•
$$\sigma(S(i,j)) = (i,j,0), \ \sigma(T(i,j)) = (i,j,1).$$

•
$$O \prec O'$$
 iff $\sigma(O) <_{\mathsf{lex}} \sigma(O')$

• $S(i,j) \prec T(i',j')$ iff i < i' or $(i = i' \text{ and } j \le j')$.

```
forpar(j=0; j<n; j++) {
S: ...
T: ...
}
</pre>
```

- Partial order \prec , some form of lexicographic order.
- $S(i,j) \prec T(i',j')$ iff i < i' or (i = i' and j = j').

 $\bullet~$ Partial order $\prec,$ some form of lexicographic order.

• $S(i,j) \prec T(i',j')$ iff $(i = i' \text{ and } j \leq j')$.

Analyzing X10 through a polyhedral fragment

X10 language developed at IBM, variant at Rice (V. Sarkar)

- PGAS (partitioned global address space) memory principle.
- Parallelism of threads: in particular keywords finish, async, clock.
- No deadlocks by construction but non-determinism.

```
Polyhedral X10 Yuki, Feautrier, Rajopadhye, Saraswat (PPoPP 2013) Can we analyze the code for data races?
```

Analyzing X10 through a polyhedral fragment

X10 language developed at IBM, variant at Rice (V. Sarkar)

- PGAS (partitioned global address space) memory principle.
- Parallelism of threads: in particular keywords finish, async, clock.
- No deadlocks by construction but non-determinism.

Polyhedral X10 Yuki, Feautrier, Rajopadhye, Saraswat (PPoPP 2013) Can we analyze the code for data races?

```
finish {
                                       clocked finish {
  for(i in 0..n-1) {
                                         for(i in 0..n-1) {
                                           S1; advance();
    S1;
                                           clocked async {
    async {
                                             S2; advance();
      S2;
    }
                                           }
  }
                                         }
                                       }
}
```

Yes. Similar to data-flow analysis. Partial order ≺: incomplete lexicographic order.

Analyzing X10 through a polyhedral fragment

X10 language developed at IBM, variant at Rice (V. Sarkar)

- PGAS (partitioned global address space) memory principle.
- Parallelism of threads: in particular keywords finish, async, clock.
- No deadlocks by construction but non-determinism.

Polyhedral X10 Yuki, Feautrier, Rajopadhye, Saraswat (PPoPP 2013) Can we analyze the code for data races?

```
finish {
  for(i in 0..n-1) {
    S1;
    async {
    S2;
    }
  }
}
```

Yes. Similar to data-flow analysis. Partial order ≺: incomplete lexicographic order.

```
clocked finish {
  for(i in 0..n-1) {
    S1; advance();
    clocked async {
        S2; advance();
    }
    }
}
```

Undecidable. Partial order \prec_c defined by $\vec{x} \prec_c \vec{y}$ iff $\vec{x} \prec \vec{y}$ or $\phi(\vec{x}) < \phi(\vec{y})$. $\phi(\vec{x}) = \#$ advances before (for \prec) \vec{x} .

Analyzing OpenStream through a polyhedral fragment

```
#pragma omp task output (x) // Task T1
                                                                     (Pop, Cohen, 2011)
x = ...;
for (i = 0; i < N; ++i) {
  int window a[2], window b[3];
                                                                                   producers
                                                                            Τ1
                                                                                             T2
 #pragma omp task output (x « window_a[2]) // Task T2
  window a[0] = ...; window a[1] = ...;
 if (i % 2) {
    #pragma omp task input (x > window_b[2]) // Task T3
                                                             Stream "x"
   use (window b[0], window b[1]):
  3
  #pragma omp task input (x) // Task T4
                                                                             Т3
                                                                                             Т4
 use (x):
                                                                                  consumer
}
```

- Sequential control program for task activations.
- Reservation for reads/writes in streams with burst and horizon.
- Single assignment in streams (by construction) + dataflow semantics.

Analyzing OpenStream through a polyhedral fragment

```
#pragma omp task output (x) // Task T1
                                                                     (Pop, Cohen, 2011)
x = ...;
for (i = 0; i < N; ++i) {
  int window a[2], window b[3];
                                                                                   producers
                                                                             Т1
                                                                                             T2
  #pragma omp task output (x « window_a[2]) // Task T2
  window a[0] = ...; window a[1] = ...;
  if (i % 2) {
    #pragma omp task input (x > window_b[2]) // Task T3
                                                             Stream "x"
   use (window b[0], window b[1]):
  #pragma omp task input (x) // Task T4
                                                                             Т3
                                                                                             Т4
 use (x):
                                                                                  consumer
}
```

- Sequential control program for task activations.
- Reservation for reads/writes in streams with burst and horizon.
- Single assignment in streams (by construction) + dataflow semantics.
- Unlike KPN, streams with multiple inputs/outputs (but deterministic).
- If a schedule exists with bounded streams, such sizes can be enforced by blocking R/W, without creating deadlocks at runtime.
- Deadlock detection is undecidable (encoding of polynomials again).

イロト イポト イヨト イヨト

Outline



- Compilation for GPU, with shared-memory optimization
- Tiling with automatic double-buffering, transfers and buffer sizes
- 2 Exploring different forms of parallelism
 - Analysis of a X10 subset
 - Analysis of an OpenStream subset

Liveness analysis

- Chordal and interval graphs for SSA and SSI
- Comparability graphs for partial orders

4 Lattice-based memory allocation

- Polyhedral conflicts
- Conflicts as union of polyhedra

Uses of liveness analysis:

- Necessary for memory reuse:
 - Register allocation: interference graph.
 - Array contraction: conflicting relations.
 - Even wire usage: bitwidth analysis.
- Important information for:
 - Communication: live-in/live-out sets (inlining, offloading)
 - Memory footprint (e.g., for cache prediction)
 - Lower/upper bounds on memory usage.

Uses of liveness analysis:

- Necessary for memory reuse:
 - Register allocation: interference graph.
 - Array contraction: conflicting relations.
 - Even wire usage: bitwidth analysis.
- Important information for:
 - Communication: live-in/live-out sets (inlining, offloading)
 - Memory footprint (e.g., for cache prediction)
 - Lower/upper bounds on memory usage.

Several variants:

- Value-based or memory-based analysis.
- Liveness sets or interference graphs.
- Control flow graphs (CFG): basic blocks, SSA, SSI, etc.
- Task graphs, parallel specifications: not really explored so far.

$$c[0] = 0;$$

for(i=0; i c[i+1] = c[i] + ...; \Rightarrow
}

c = 0; for(i=0; i<n; i++) { c = c + ...; }

Mapping: $a[i][j] \mapsto a[(j-i)\%(n+1)]$



} Mapping: $a[i][j] \mapsto a[(j-i)\%(n+1)]$



14 / 23

Basic blocks, no hole or single write

- Interference graph = interval graph.
- Linear cliques = live sets at a program point, maxlive.
- Linear-time allocation.

Basic blocks, no hole or single write

- Interference graph = interval graph.
- Linear cliques = live sets at a program point, maxlive.
- Linear-time allocation.

General control-flow graph

- Chaitin coloring NP-completeness.
- Fixed-point computations for liveness sets.
- Special cases for reducible graphs (backwards).
- Bounded tree-width for some languages.

Basic blocks, no hole or single write

- Interference graph = interval graph.
- Linear cliques = live sets at a program point, maxlive.
- Linear-time allocation.

General control-flow graph

- Chaitin coloring NP-completeness.
- Fixed-point computations for liveness sets.
- Special cases for reducible graphs (backwards).
- Bounded tree-width for some languages.

Static single assignment (SSA) with dominance

- Interference graph = chordal graph.
- Clique max = live set at a control point.
- Liveness sets computation without fix-point (2 passes).
- Linear-time algorithms for coloring.

Basic blocks, no hole or single write

- Interference graph = interval graph.
- Linear cliques = live sets at a program point, maxlive.
- Linear-time allocation.

General control-flow graph

- Chaitin coloring NP-completeness.
- Fixed-point computations for liveness sets.
- Special cases for reducible graphs (backwards).
- Bounded tree-width for some languages.

Static single assignment (SSA) with dominance

- Interference graph = chordal graph.
- Clique max = live set at a control point.
- Liveness sets computation without fix-point (2 passes).
- Linear-time algorithms for coloring.

Static single information (SSI) with dominance

- Interference graph = interval graph, proof is not obvious.
- Liveness sets computation = one linear-time pass.

Liveness at a given "step" with iscc

```
# Inputs
Params := [n] \rightarrow \{ : n \ge 0 \}:
Domain := [n] -> { S[i,j] : 0 <= i, j < n };
Read := [n] \rightarrow \{ S[i,j] \rightarrow A[i-1,j-1]; S[i,j] \rightarrow A[i-1,j]; \}
                                                                                          S[i,j] -> A[i-1,j+1] } * Domain;
Write := [n] -> { S[i,j] -> A[i,j] } * Domain;
Sched := [n] \rightarrow \{ S[i,j] \rightarrow [i,j] \};
# Operators
Prev := { [i,j]->[k,1]: i<k or (i=k and j<1) };</pre>
Preveq := { [i,j]->[k,1]: i<k or (i=k and j<=1) };</pre>
WriteBeforeTStep := (Prev^-1).(Sched^-1).Write;
ReadAfterTStep := Preveq.(Sched^-1).Read;
# Liveness and conflicts
Live := WriteBeforeTStep * ReadAfterTStep;
Conflict := (Live^-1).Live;
Delta := deltas Conflict:
                      Delta(n) = \{(1, i_1) \mid i_1 \leq 0, n \geq 3, i_1 > 1 - n\} \cup
                                                                                  \{(0, i_1) \mid i_1 > 1 - n, n > 2, i_1 < -1 + n\} \cup
                                                                                 \left\{ \left(-1,i_{1}\right)\mid i_{1}\geq0,\ n\geq3,\ i_{1}\leq-1+n\right\} =0,\ n\geq0,\ n
                                                                                                                                                                                                                                                                                                                                                                                      16/23
```

Inner parallelism Almost the same.

Inner parallelism Almost the same.

Seq/Par nested loops Can use a careful hierarchical approach.

Inner parallelism Almost the same.

Seq/Par nested loops Can use a careful hierarchical approach. Software pipelining Harder to get a concept of "time".



On the right, values computed in S(i-1) and L(i+1) both conflict with those in (C, i), but not with each other. Not a clique.

Reasoning at the level of traces

Define:

- $a \in t$ iff a is executed in a trace t;
- $a \prec_t b$ iff $a \in t$, $b \in t$ and a is executed before b in t;
- $S_{\exists}(a, b)$ iff there is a trace t such that $a \prec_t b$.
- $R_{\forall}(a,b) = \neg S_{\exists}(b,a)$ iff, for all traces $t, a, b \in t$ implies $a \prec_t b$.

Then, a and b conflict $(a \bowtie b)$ if, for some trace t, $W_a \prec_t W_b \prec_t R_a$.

Reasoning at the level of traces

Define:

- $a \in t$ iff a is executed in a trace t;
- $a \prec_t b$ iff $a \in t$, $b \in t$ and a is executed before b in t;
- $S_{\exists}(a, b)$ iff there is a trace t such that $a \prec_t b$.
- $R_{\forall}(a,b) = \neg S_{\exists}(b,a)$ iff, for all traces $t, a, b \in t$ implies $a \prec_t b$.

Then, a and b conflict $(a \bowtie b)$ if, for some trace t, $W_a \prec_t W_b \prec_t R_a$.

18/23

Conservative approximations for $a \bowtie b$:

- iff $S_{\exists}(W_a, R_a)$, $S_{\exists}(W_a, W_b)$, $S_{\exists}(W_b, R_a)$ iff $\neg R_{\forall}(R_a, W_a)$, $\neg R_{\forall}(W_b, W_a)$, $\neg R_{\forall}(R_a, W_b)$.
- with an under-approximation $\underline{R}_{\forall} \subseteq R_{\forall}$.

Reasoning at the level of traces

Define:

- $a \in t$ iff a is executed in a trace t;
- $a \prec_t b$ iff $a \in t$, $b \in t$ and a is executed before b in t;
- $S_{\exists}(a, b)$ iff there is a trace t such that $a \prec_t b$.
- $R_{\forall}(a,b) = \neg S_{\exists}(b,a)$ iff, for all traces $t, a, b \in t$ implies $a \prec_t b$.

Then, a and b conflict $(a \bowtie b)$ if, for some trace t, $W_a \prec_t W_b \prec_t R_a$.

Conservative approximations for $a \bowtie b$:

- iff $S_{\exists}(W_a, R_a)$, $S_{\exists}(W_a, W_b)$, $S_{\exists}(W_b, R_a)$ iff $\neg R_{\forall}(R_a, W_a)$, $\neg R_{\forall}(W_b, W_a)$, $\neg R_{\forall}(R_a, W_b)$.
- with an under-approximation $\underline{R}_{\forall} \subseteq R_{\forall}$.



When \underline{R}_{\forall} is a partial order \leq , $a \bowtie b$ iff $R_a \not\prec W_a$, $W_b \not\prec W_a$, $R_a \not\prec W_b$.

Covers sequential code, OpenMP-like loop parallelism, OpenMP-4.0 task parallelism, X10, OpenStream, even some form of if conditions, etc.

Mapping: if allocation respects ⋈, it is valid for any execution expressed by the parallel specification ← form of schedule-independent mapping.

Mapping: if allocation respects ⋈, it is valid for any execution expressed by the parallel specification riangle form of schedule-independent mapping.

Partial order: quite general, but cannot take critical sections into account. Theory can handle if conditions, but not a partial order anymore.

- Mapping: if allocation respects ⋈, it is valid for any execution expressed by the parallel specification ← form of schedule-independent mapping.
- Partial order: quite general, but cannot take critical sections into account. Theory can handle if conditions, but not a partial order anymore.
- Interference graph: if no dead code, no undefined read, but possibly races, it is the complement of a comparability graph.
- Optimality: size = max clique, polynomially computable (Dilworth) if graph is given in extension (unlike polyhedral optimization). Note: different than finding the minimum size for any execution (NP-complete).

- Mapping: if allocation respects \bowtie , it is valid for any execution expressed by the parallel specification \clubsuit form of schedule-independent mapping.
- Partial order: quite general, but cannot take critical sections into account. Theory can handle if conditions, but not a partial order anymore.
- Interference graph: if no dead code, no undefined read, but possibly races, it is the complement of a comparability graph.
- Optimality: size = max clique, polynomially computable (Dilworth) if graph is given in extension (unlike polyhedral optimization). Note: different than finding the minimum size for any execution (NP-complete).
- Source-to-source transformation: contraction can be expressed in the same specification model, without constraining parallelism further.
- Still many open questions on how to exploit these properties further.

Outline

Polyhedral representation examples

- Compilation for GPU, with shared-memory optimization
- Tiling with automatic double-buffering, transfers and buffer sizes

2 Exploring different forms of parallelism

- Analysis of a X10 subset
- Analysis of an OpenStream subset

Liveness analysis

- Chordal and interval graphs for SSA and SSI
- Comparability graphs for partial orders

4 Lattice-based memory allocation

- Polyhedral conflicts
- Conflicts as union of polyhedra

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

 Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

• Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

 Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

 Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

• Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

 Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}, \vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}, DS \cap \ker \sigma = \{\vec{0}\}.$

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.

• Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}$, $\vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}$, $DS \cap \ker \sigma = \{\vec{0}\}$.

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.
- Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.
 good order of magnitude if DS is a polyhedron.

Modulo mapping $\vec{i} \mapsto \sigma(\vec{i}) = M\vec{i} \mod \vec{b}$ (modulo componentwise). Validity iff $\vec{i} \bowtie \vec{j}$, $\vec{i} \neq \vec{j} \Rightarrow \sigma(\vec{i}) \neq \sigma(\vec{j})$ iff, with $DS = \{\vec{i} - \vec{j} \mid \vec{i} \bowtie \vec{j}\}$, $DS \cap \ker \sigma = \{\vec{0}\}$.

Lattice An allocation is optimal iff its kernel is a strictly admissible (integer) lattice for DS of minimal determinant (critical lattice).



- Successive modulo approach.
- Exhaustive search possible.
- Upper/lower bounds linked to Minkowski's theorems, basis reduction, gauge functions.
 good order of magnitude if DS is a polyhedron.

Live-out set of a tiled code:



- Successive modulo: $(x, y) \mapsto (x \mod N, y \mod N).$
- Skewed mapping: $(x, y) \mapsto (x-y \mod (2N-1), y \mod 2).$
 - How to find the second one?

Live-out set of a tiled code:



- Successive modulo: $(x, y) \mapsto (x \mod N, y \mod N).$
- Skewed mapping: $(x, y) \mapsto (x - y \mod (2N - 1), y \mod 2).$
 - How to find the second one?





New generalizations and links with previous approaches.

- Liveness analysis for parallel specifications.
- Interference graph structure analysis and exploitation.
- Lattice-based memory allocation extensions.

 Towards a better understanding of parallel languages: semantics, static analysis, and links with the runtime.

Still some problems or applications to explore, possibly with MC2 (graph structures), Avalon (OpenMP 4.0/StarPU dependent tasks), Roma (memory optimization), Aric (lattice theory).